

XMOD TECHNOLOGIES MOS-AK 2016 Shanghai

Dr. Bertrand ARDOUIN Managing director of XMOD Technologies

Understanding RF CMOS
Compact Modeling to
Allow Accurate RF &
mm wave Circuit Design



FOREWORDS



- This talk will be aimed at practical aspects impacting RF characterization and modeling
- No complex theory, but pragmatic hints and tricks acquired by experience and usually not discussed in scientific papers
- Present common mistakes and their direct impact on the model (by switching ON/OFF the related effect in a model card) in order to quantify their impact
- When possible present existing solutions to the problem, but keep in mind that in this domain there's not ONE FITS ALL solution, always looking for better solutions and creative thinking is the key

OUTLINE



- Introduction
- De-embedding basics
- DUT reference plane
- RF Test Structures
- Parasitic series resistances
- Self-heating
- Parasitic substrate network
- Conclusion

INTRODUCTION



- Evaluating the accuracy of a compact model is a difficult task
- Attempts have been made to rationalize the accuracy evaluation by introducing "quantitative" fit function (or accuracy criterion)
- Examples of accuracy criterion typically used by foundries

Vt_lin(mV)	abs(ΔVt_lin)<=10mV
Vt_sat(mV)	abs(ΔVt_sat)<=10mV
ldlin(%)	abs(Δldlin)<=6%
ldsat(%)	abs(∆ldsat)<=6%
ldoff(%)	abs(∆ldoff)<=50%

RMS & Max error <10%


$$\begin{aligned} \text{Maximum error} &= \max(abs((sim_i - mea_i) / \max(mea_i))) \\ \text{RMS error} &= \operatorname{sqrt}(\sum_{i=0}^n \left(\frac{sim_i - mea_i}{\max(mea_i)}\right)^2) / n \end{aligned}$$

This often leads to a misconception of accuracy

INTRODUCTION



Let us consider a measured quantity P(x)



Accuracy criterion only considers the error between measured data and model


All aspects of data deviation from the real value are ignored!

This aspect is fundamental in RF domain and we will show later some examples



After calibration, the reference plane is located in the center of the

RF padsDUT reference plane after de-embedding



All parasitics associated with the pads and access lines are still included in measurements


The operation consisting in removing these parasitics is called **de-embedding**

Calibration reference plane



Useful matrix operations for de-embedding


Y Matrix



$$\begin{bmatrix} \mathbf{Y} \end{bmatrix} = \begin{bmatrix} \mathbf{Y}_0 \end{bmatrix} + \begin{bmatrix} \mathbf{Y}_1 \end{bmatrix}$$


$$[Y_0] = [Y] - [Y_1]$$

Z Matrix





The industry standard: OPEN-SHORT de-embedding





Assumption: Pad parasitics are modeled by parallel conductances and series impedances

IF THIS IS NOT THE CASE, OPEN/SHORT DE-EMBEDDING CAN'T BE APPLIED




OPEN-SHORT de-embedding








Key point is where to stop de-embedding: which parasitics are part of the model? What is upper frequency limit?





RF-GSG test structure sketch (half): used to present the different options of reference plane definition


Ground shield not shown for simplicity





Reference plane at TOP METAL:


- Most parasitics are part of the model, model is a Black box/ layout fixed
- More "ideal" structures (better at high frequency)





Reference plane at Intermediate METAL: trade off


Useful when Pcell has M2 or M3 pins for instance






Reference plane at METAL 1: remove almost all parasitic, but HF behavior deviates from ideal assumptions

Design is challenging






Common Mistake: leave some metal lines within the DUT reference plane






Pay attention to fake parasitics to ground





Example of complete OPEN DUMMY measurement (down to M 1):

- At high frequency the capacitance starts to deviate from ideal behavior
- At high frequency, the de-embedding is inaccurate



Several geometries of OPEN DUMMY @ METAL 1





Common mistakes

Pad area is large Cpad ~ 72 fF Optimized pads down to 20 fF

5% of error on this pad is 3.6fF 5% of error on optimized pad is only 1 fF

Hint: Cgs of the smallest devices ~ 1-2 fF





This effect is confirmed by measurements:
CGD extracted from S parameters is always more
accurate than CGS





Common mistakes

Note: The shorting layer in the SHORT is also inductive when NF<<1!

Source connection to ground is inductive This inductance is part of the OPEN dummy

The OPEN is not a PI network of parallel conductances anymore






OPEN-SHORT De-embedding assumptions Fail



Common mistakes

No ground plane:

- Ground return path is too long
- Substrate coupling can occur between P1 and P2






Common mistakes

Substrate / body has a separate connection to ground:


- Unclear DUT reference plane
- Erroneous SHORT dummy

Source connection



Critical for PMOS or isolated Nmos or SOI MOS








Common mistakes

Only one contact per gate finger

The model may or may not include this contact resistance, but this degrades performance


1 via can have the same order of magnitude as the gate poly resistance

Other side of gate finger connected with inductive / resistive path






A better example



The whole structure complies with DRC density requirements
No random dummy filling / cheesing needed
-> no extra parasitic

M1 ground shield avoids direct substrate coupling + better HF behavior




Mtop helps
minimizing the
ground return
path
Small pad area
Ground pads are
shared

M2, M3, Mi ground walls allow clear DUT reference plane Any connection (S/B) to ground is in place (vertical)



Let us consider a typical S parameter test setup

 The de-embedding will remove the parasitic elements from S parameters but not from the DC data!





The DC path is usually longer, with more series resistance due to bias Tees
(Ground return path has to be considered too)



Measured DC parasitic resistances values:

- \circ RPG_DC= 525 m Ω
- \circ RPD_DC= 585 m Ω
- \circ RPS_DC= 154 m Ω








Parasitic DC series resistances need to be modeled via an embedding sub-circuit


They are not removed by de-embedding!





The SHORT Dummy structure must be consistent and well designed

How to insert the shorting layer ?




Metal stack down to transistor adds series resistance too




- Schematic Cross section of RF structure
- Critical if number of vias to DUT is small



Current flow
from P2 to GND
in DUT
connection









This SHORT dummy correctly takes into account the last via contribution





What is self heating?









Self-heating has significant impact for large devices

- ID(VDS) curve & gds (VDS) are strongly impacted
- Negative slope for large devices is easy to detect: need to use self-heating model (such as PSP 103.3)








Self-heating still important for smaller geometries: why?

- o ID(VDS) curve & gds (VDS) are still impacted
- No observed negative slope : but self-heating model still required !
- Self heating could be compensated by tuning saturation voltage and DIBL parameters

NMOS W=10 μm, L=0.35, **NF=1**




Catastrophic for RF model!







Self heating is a DC / low frequency effect (thermal resistance is shunted by thermal capacitance for frequencies larger than a few MHz)






What if neglecting the self heating effect in baseband model?









For larger device, the situation is worse








Same situation for gm








Simple substrate network model:

Each elements has its own scaling equation (inside sub-circuit model) to take into account NF, W and L variations




Easier to
determine with
specific test
structure
e.g., Body
connected to Port
1 and S/D to Port
2 and G grounded




Re(Y22) with and without substrate network

NMOS W=10 μm, L=0.35, **NF=64**










PMOS and Isolated NMOS need more elaborate networks

- In order to precisely determine each parasitic element,
 specific test structures are required
- Port access to Body, Deep Nwell and Psub are required
- W, L and NF variations are required



CONCLUSION



- Understanding de-embedding methods is crucial to design RF test keys
- OPEN/SHORT dummies define DUT reference plane, i.e., Model reference plane
- Optimal RF test structures is a plus (small C, low R, low L)
- Consistent RF test structures is must to avoid measurement errors
- DC parasitic series resistance need to be modeled
- Baseband models are usually not accurate enough to be used as is in RF models (due to the lack of test structure quality and absence of Self Heating)
- Self Heating is of utmost importance for accurate RF models
- Substrate parasitic network require a lot of work (scaling equations, test structures design, specific test keys)



THANK YOU