| Arbeitskreis
MOS-Modelle
und
Parameterextraktion MOS Modeling and Parameter Extraction Working Group MOS-AK/GSA Workshop 7-8 April 2011 Paris |
| MOS-AK/GSA Workshop Organizers and Sponsors |
![]() |
![]() |
![]() |
| Technical MOS-AK/GSA Program Promoters |
![]() |
![]() |
![]() |
![]() |
![]() The MOSIS Services |
| Technical MOS-AK/GSA Program (Poster Session) |
| Venue: | Université Pierre et Marie
Curie (UPMC) LIP6 4 Place Jussieu; Paris Bâtiment ESCLANGON Amphithéâtre ASTIER |
|||||
| Agenda: |
|
|||||
| Poster Session: Advanced Compact Modeling | ||||||
|
||||||
| P_1 |
A Stack-Based Routing Methodology
for Nanometric CMOS Devices Stephanie Youssef, Damien Dupuis, Ramy Iskander and Marie-Minerve Louerat LIP6, UPMC |
|||||
| P_2 |
Using Compact MOS Models for
Hierarchical Sizing and Biasing of Analog IPs Farakh Javid, And Ramy Iskander and Marie-Minerve Louerat AF_2 |
|||||
| P_3 |
Compact DC Model of Cylindrical
Surrounding-Gate (SRG) MOSFETs adapted to Advanced Transport Models M.Cheralathan*, G.Iannaccone**, E.Sangiorgo*** and B.Ińiguez *DEEEA,Universitat Rovira i Virgili,Tarragona (E),**Department of Information Engineering,University of Pisa-IU.NET,Pisa, (I),***ARCES,University of Bologna-IU.NET,Cesena, (I) |
|||||
| P_4 |
Stand-alone application for
parameter extraction and statistical evaluation of FinFET Verilog-A
models Marat Yakupov and Daniel Tomaszewski ITE (PL) |
|||||
| P_5 |
A Current-Time conversor circuit
based on giant magnetoresistance sensors. A verilog-A implementation A. Roldan*, C. Reig**, J.B. Roldan*, A. Cano-Abellan**, S. Cardoso***, P.P. Freitas*** *Universidad de Granada (Spain), ** Universitat de Valencia (Spain), *** IESC (Portugal) |
|||||
| P_6 |
Simulation study of IC power
measurement applications by means of verilog-A models for GMR current
sensors A. Roldan*, C. Reig**, J.B. Roldan*, M.D. Cubells-Beltrán**, S. Cardoso***, P.P. Freitas*** *Universidad de Granada (Spain), ** Universitat de Valencia (Spain), *** IESC (Portugal) |
|||||
| P_7 |
An Empirical Model For Bi-Polar
OXRRAM Santhosh Onkaraiah*, Jean-Michel Portal**, Marina Reyboz*, Marc Bocquet**, Fabien Clermidy* and Christophe Muller** *CEA-LETI, MINATEC; **IM2NP, UMR CNRS |
|||||
| P_8 |
Small Signal Analysis of
Self-Heating Effects in SOI FinFETs Udit Monga, Jasmin Aghassi, Domagoj Siprak, Josef Sedlmeir, Christian Hanke, Volker Kubrak, Roland Heinrich, Tor A. Fjeldly UniK/NTNU, Infineon Technologies AG |
|||||
| P_9 |
QUCS based Verilog-A Small Signal
RF Model of a CNFET Saravana Maruthamuthu Intel Mobile Communications, Bangalore, India |
|||||
| End of the MOS-AK/GSA Poster Session | ||||||
| Committees: | Local Organizing Committee:
|
|||||
|
|
|
|