

ASCENT Overview

MOS-AK Workshop, Infineon, Munich, 13th March 2018


European Nanoelectronics Infrastructure Access

Paul Roseingrave




- Cost/performance returns by scaling are diminishing
- Cost to achieve tape out on new nodes is increasing

Stuttering



This can't go on

Design cost by chip component size in nm, \$m




Unique opportunity:

ASCENT combines Tyndall, imec and CEA-Leti's nanofabrication & electrical characterisation capabilities

*into a **single** research infrastructure*

and makes it accessible to all



ASCENT will:

- Leverage Europe's Unique advantage in nanofabrication to strengthen modeling and characterisation research community
- Accelerate development of advanced models at scales of 14nm and below
- Provide characterisation community with access to advanced test chips, flexible fabrication and advanced test and characterisation equipment
- Make project outputs available and easily accessible to nanoelectronics research community

ASCENT offers simplified access
to
advanced technology and research infrastructure



State-of-the-art 14 nm bulk FDSOI CMOS

Advanced transistor and interconnect test structures

Electrical & nano-characterisation platforms



Fabrication facilities for nanowires & 2D materials

Advanced nanowire and nano-electrode test structures

Electrical & nano-characterisation platforms




State-of-the-art 14 nm FinFET CMOS

Advanced transistor and interconnect test structures

Electrical & nano-characterisation platforms






www.ascent.network



- Test wafer/chips
- Electrical Characterisation
- Physical Characterisation
- Nanoscale non-standard fabrication
- 14nm technology data (Virtual Access)
www.ascent.network




- Test chips/wafers
 - 300mm wafers with Bulk FinFET devices (14nm)
 - 300mm wafers with Planar Metal Gate devices (28nm)
- Digital and Analog/RF existing test chips
- Complete suite of test structures for Reliability/ESD/Matching/Local Layout effects/...
- Standard devices up to circuit level [Ring-Oscillators, ...]
- State-of-the-art bulk FinFET device baseline






- Fin & STI module
- NFET wells I/I
- PFET wells I/I
- Well RTA
- Dummy gate
- NFET extension I/I
- PFET extension I/I
- Extension RTA
- NFET SiN dep & etch
- NFET recess
- NFET epi
- PFET SiN dep & etch
- PFET recess
- PFET epi
- Laser anneal
- ILD0
- RMG
- LI and BEOL



- **300mm wafers with planar FDSOI and Nanowire devices**
- SPICE models and model cards for digital: target and preliminary
 - 14nm FDSOI
 - 10nm FDSOI
 - 10nm FFSOI
- TCAD decks
 - FDSOI MOSFET
 - Trigate SOI Nanowire
 - GAA Nanowire MOSFET (mainly electrostatics)
- To come in the near future:
 - Spice model for Stacked NWs (7nm tech. node)



- >500 m² of test labs, ~ 25 semiauto/manual 300mm probers
- Statistical data treatment in JMP
- Fully and Semi-automatic 300mm parametric testers
- Temperature range for test on wafers 77/10K → high T
- Fast Pulse testing, Self-Heating characterization
- HF tests up to 50 GHz
- Noise measurements
- Reliability tests: hot carriers, TDDB, charge pumping, ...
- High power tests (10kV, > 100A) on 300mm prober
- Electrostatic discharge LAB



Open Access Test Lab


Wide range of test equipment for device and wafer testing
e.g.: impedance, capacitance, voltage, current, spectrum analysers, ...

Nanoscale Test Lab



Variable Temperature, Micromanipulator Probe Stations

Reliability Test Lab


Wide range of test equipment for packaged devices



- Atomic Force Microscopy
 - *Dimension AFM Icon/Fast Scan Bruker working under glovebox (O₂, H₂O < 1 ppm)*
- High Resolution Transmission Electron Microscopy
 - *FEI TECNAI G2 F 20*
 - *FEI TITAN THEMIS 80-200 kV*
- ToF-SIMS
 - *ION TOF ToF SIMS 5*
- Atom Probe Tomography
 - *CAMECA FlexTAP Atom probe*
- XRD (X-ray Diffraction)
 - *Diffractometer - Smartlab RIGAKU - 5 circles*
- XPS (X-ray Photoelectron Spectroscopy)
 - *Spectrometer/microscope - PHI VERSA PROBE II*
- Ellipsometer
 - *Ultraviolet-visible ellipsometer - HORIBA JOBIN YVON UVISSEL*



Electron Microscopy Facility	High Resolution TEM, SEM and FIB, EDAX capability
Nanoscale Characterisation	AFM, SEM and electrical characterisation
Optical Spectroscopy Labs	Raman & Optical Spectroscopy, fluorescence microscopy
Magnetic Characterisation	SQUID magnetometer for nano magnetic materials
Package Characterisation	Scanning Acoustic microscope, X-ray analysis



Range of cleanrooms designed for flexible process & product development

- Silicon MOS Fabrication
- MEMS Fabrication
- Compound Semiconductor Fabrication
- Photonics Fab Training Facility
- e-beam Lithography
- Non-standard nano-processing




Complete nanotechnology lab in one tool

- High resolution pole piece - point-to-point resolution of 0.21 nm
- EDS, Oxford instruments, INCA 250, site-lock drift correction system for high resolution elemental mapping
- In-situ STM-TEM holders, high temperature TEM holders
- STEM mode with BF and HAADF detectors (0.8 nm resolution)
- Oxford Instruments X-MAX 80 for high productivity EDS analysis
- Cryo preparation for liquid and gel-like materials




JEOL 2100 HR-(S)TEM / FEI
Helios NanoLab DB-FIB


- **FinFET Characterisation Data (imec)**
 - **FinFET and GAA** test chip documentation and DATA (**14nm**)
 - Documentation of process assumptions for the test chips
 - Inventory of test structure types available on the test chips
 - Access to test structures data
 - **PLANAR** test chip documentation and DATA (**28nm**)
 - Documentation of process assumptions for the test chips
 - Inventory of test structure types available on the test chips
 - Access to test structures data
- FDSOI: **PDK** for Full custom IC design
 - **14nm planar FDSOI** technology
 - 10nm planar FDSOI technology (preliminary)



ascent - ASCENT Virtual Access Data
European Nanoelectronics Access


HOME ► MY COURSES ► ASCENT ► VA_DATA


 News forum


 Feedback Forum/Blog


finFET_imec


Data for imec's finFET technology

 Bulk finFET DESCRIPTION

 Bulk finFET DATA


 Datafiles - Full Curves: IDVG/IDVD on NFIN/PFIN


 Bulk finFET Matching DATA

 Matching Data - Full curves and VT




FDSOI_Leti

Data for Leti's FDSOI



 PDK LETI FDSOI 14nm

 Design Kit and Documentation

- Access to **bulk finFET** and **GAA_SiNW** data
 - Integrated dual WFM CMOS
 - LG range 24nm → 90nm within pitch and long channel devices
 - nFIN from 2 to 22
- **Room T** available
 - 50 °C or **higher T** next
 - **Low T** can be considered
- **DOE** for contact, layout effects,...




- **Access to raw data and extracted FoM's**
 - Threshold Voltage, Mismatch
 - DC metrics and ID-VD, ID-VG characteristics
 - FEOL/BEOL R/C and Ring-Oscillator circuits
- **Full sweep data in VA**
 - Covers range of VG/VD and LG/nFin
- Analog FoM, Reliability testing, ESD,...
- Available for subsequent model validation



VG[V] ○ 0.1 + 0.2 ◇ 0.3 × 0.4 △ 0.5 ∇ 0.6 ▽ 0.7 ⋈ 0.8

30 Virtual Access Registered Users



imec

Reliability and failure mechanisms in advanced CMOS technologies

20th-23rd November 2017

6 places

Outcome: Very successful + led to a number of enquiries



CEA Leti

Reliability & Defects in Advanced Technologies...from Theory to practice

5th-7th March 2018

6 places

Outcome:

Tyndall National Institute

Hands on nanoelectronics fabrication & characterisation

24th-26th April 2018

6 places

Please join us in this exciting opportunity for nanoelectronics research
Any enquiries? Email Paul - paul.roseingrave@tyndall.ie

Sign up:

www.ascent.network

Phone: +353-21-2346268

Sign up and find out more online



Sign-up Form

Please fill your details below. By signing up, you become a member of the ASCENT network. Members will receive specific information by e-mail on ASCENT technologies, details about upcoming events and news.

For a more detailed technical enquiry regarding access, please fill the ASCENT Enquiry form

Your name *	<input type="text"/>
Your e-mail address *	<input type="text"/>
Comments	<input type="text"/>
How did you hear about ASCENT?	<input type="text"/>
	<input type="button" value="Sign Up"/>

ASCENT is funded by the European Commission
under H2020 Research Infrastructures Programme
Grant agreement 654384

© 2015 – ASCENT Consortium