


Unified charge-based Transistor Model including Degradation Mechanisms

MOS-AK Workshop


T. Hillebrand
St. Paul, D. Peters-Drolshagen

Lausanne - March 2017


Specifications: Lifetime, Gain, Latency, ...






Process: Doping, Dimensions, Materials, ...




Process Variation




Voltage, Temperature, Age




Specifications



Transistor Degradation




Threshold Voltage




Conclusions drawn?

$$\frac{W}{L}, V_{dd}, V_B, V_G, \dots$$




1. V_{th}
2. Q_i
3. Φ_s

Transistor Model



Influences



Consideration





No propagation of interdependencies within modeling

FEOL Aging Mechanisms


Hot Carrier Injection



Bias Temperature Instability



Different Stress Conditions Inverter




Additional Gate Charge

$$Q_i = Q_0(P, V, T) + Q_{age}(t)$$

Transistor Aging Models


V_{th} BSIM4:

$$\begin{aligned}
 V_{th} = & V_{TH0} + \left(K_{1ox} \cdot \sqrt{\Phi_s - V_{bseff}} - K1 \cdot \sqrt{\Phi_s} \right) \sqrt{1 + \frac{LPEB}{L_{eff}}} - K_{2ox} V_{bseff} \\
 & + K_{1ox} \left(\sqrt{1 + \frac{LPE0}{L_{eff}}} - 1 \right) \sqrt{\Phi_s} + (K3 + K3B \cdot V_{bseff}) \frac{TOXE}{W_{eff} + W0} \Phi_s \\
 & - 0.5 \cdot \left[\frac{DVT0W}{\cosh\left(DVT1W \frac{L_{eff} W_{eff}'}{l_w}\right) - 1} + \frac{DVT0}{\cosh\left(DVT1 \frac{L_{eff}}{l_i}\right) - 1} \right] (V_{bi} - \Phi_s) \\
 & - \frac{0.5}{\cosh\left(DSUB \frac{L_{eff}}{l_w}\right) - 1} (ETA0 + ETAB \cdot V_{bseff}) \cdot V_{ds} - n_{vt} \cdot \ln\left(\frac{L_{eff}}{L_{eff} + DVTP0 \cdot (1 + e^{-DVTP1 \cdot V_{ds}})} \right) \\
 & - \left(DVTP5 + \frac{DVTP2}{L_{eff}^{DVTP3}} \right) \cdot \tanh(DVTP4 \cdot V_{ds})
 \end{aligned}$$








- Unclear age-dependencies
- Unwanted interferences

- | | |
|----------------------|----------------|
| ■ Standard | ■ SCE |
| ■ Non-Uniform Doping | ■ DIBL |
| ■ Pocket Implant | ■ DITS |
| | ■ Narrow Width |




Threshold Voltage Measurement

Number	Name
1	Maximum g_{m}
2	Linear Extraction
3	Adjusted Constant Current
4	Second Derivative
5	Third Derivative
6	Current-to-square-root-of-the-Transconductance
7	Current-to-square-root-of-the-Transconductance (modified fitting)
8	Transition Method
9	Normalized Mutual Integral Difference
10	Normalized Reciprocal H function
11	Transconductance-to-Current-Ratio
12	Reciprocal H function




w/o knowledge of method and region ΔV_{th} can be misleading

Charge Based Aging Model



- Charge based model
- EKV, BSIM6
- PVTa within Model
- Verilog-A


**Shift of V_{th} :
Consequence not Cause**








$$Q_i = -\gamma' \cdot C_{ox} \cdot \sqrt{V_t} \left[\sqrt{\frac{\psi_S}{V_t} + e^{\frac{\psi_S - 2 \cdot \phi_F - V_{ch}}{V_t}}} - \sqrt{\frac{\psi_S}{V_t}} \right] - Q_{age}(t)$$

- ➔ Shift of parameters are calculated within the transistor model
- ➔ No need for additional simulation environment

Process Variation



Voltage, Temperature, Age



g_m/I_D - Method

- Operation Mode




$$IC = \frac{I_D}{I_0 W / L}$$

- Speed / Area

L


- Power/Speed

I_D




FOM	Equation	GMID-Tool notation
Gain _{lin}	$g_{m4}/g_{ds4} + g_{ds2}$	$M4.gm/M4.gds + M2.gds$
Gain _{dB}	$20 \log(\text{Gain}_{lin})$	$\text{mag2db}(\text{Gain}_{lin})$
GBW	$g_{m1}/C_{GD1} + C_L$	$M1.gm/M1.cgd + C_L$
f_{3dB}	$90/2\pi(C_{DS4} + C_{GD4} + C_L)$	$M4.gds/2*\pi*(M4.cds + M4.cgd + C_L)$
f_z	$g_{m4}/2\pi \cdot C_{GD4}$	$M4.gm/2*\pi*M4.cgd$
SR	I_{BIAS}/C_L	$M2.\%ids/C_L$

Miller OTA




- A_{ges}
- f_{3dB}
- GBW
- SR




Expensive Redesign

- Input needs bias
- Biasing circuit must be taken into account for PVT investigation


Beta Multiplier: Reference Voltage




Circuit Design




Process



Temperature , Age










PTA influences on circuit level resulting in voltage change on system level.



Divide and Conquer for PVTA

Process Variation






PDF of Slew Rate

- Time dependent distribution function
 - transistor-, circuit and/or system performances
- Full PVTA at once
- Enables sophisticated system analysis

Time dependent distribution function


$$B(t, x) = \frac{\frac{(\beta_k t^{\tau_k} + \gamma_k)(\beta_c t^{\tau_c} + \gamma_c)}{\beta_\alpha t^{\tau_\alpha} + \gamma_\alpha} \left(\frac{x}{\beta_\alpha t^{\tau_\alpha} + \gamma_\alpha} \right)^{\beta_c t^{\tau_c} + \gamma_c - 1}}{\left(1 + \left(\frac{x}{\beta_\alpha t^{\tau_\alpha} + \gamma_\alpha} \right)^{\beta_c t^{\tau_c} + \gamma_c} \right)^{\beta_k t^{\tau_k} + \gamma_k + 1}}$$



Charge Based Stochastic CMOS Design

Test Bench for N-, PMOS

- W, L
- Temp. Vdd, Vgs, Vds
- Process degradation




$$f_n(\mathbf{x}, t) = \frac{1}{\sqrt{2\pi}\sigma(t)} \exp\left(-\frac{1}{2} \left(\frac{\mathbf{x} - \mu(t)}{\sigma(t)}\right)^2\right)$$

$$f_{ln}(\mathbf{x}, t) = \begin{cases} \frac{1}{\sqrt{2\pi}\sigma(t)\mathbf{x}} \exp\left(-\frac{1}{2} \left(\frac{\ln(\mathbf{x}) - \mu(t)}{\sigma(t)}\right)^2\right) \\ 0 \end{cases}$$




N-dimensional stochastic LUT




Equations for Circuit Performance

$$\mathbf{z} = \frac{\mathbf{x}}{\mathbf{y}} \Leftrightarrow g_m/I_D = \frac{g_m}{I_D}$$

$$f_z(\mathbf{z}) = \int_0^\infty \frac{\mathbf{y}}{2\pi\sigma_x\sigma_y\sqrt{1-r^2}} \exp\left[-\frac{1}{2(1-r^2)} \cdot \left(\frac{(\mathbf{y}\mathbf{z})^2}{\sigma_x^2} - \frac{2r\mathbf{z}\mathbf{y}^2}{\sigma_x\sigma_y} + \frac{\mathbf{y}^2}{\sigma_y^2} + h(\mathbf{y}, \mathbf{z})\right)\right] d\mathbf{y}$$



Pdf of transconductance




Sampled distribution functions,

e.g.

$$IC = \frac{I_D}{I_0 W / L} \quad \frac{g_m}{I_D}$$

Unified Transistormodel


- Charge-based
- No V_{th}
- PVTA



Metrics



Circuit



- Consistent Environment
- Combination of analyses

- No extrapolation
- Arbitrary mission profile