| Arbeitskreis Modellierung von Systemen und
Parameterextraktion Modeling of Systems and Parameter Extraction Working Group MOS-AK Workshop at DATE Conference Grenoble, March 12, 2015 |
MOS-AK: Enabling Compact Modeling R&D
Exchange
| Technical MOS-AK Program Promoters |
 Lead Sponsor |
 powered by nanoHUB.org |
 |
 Publishing Partner |
| Preannouncement
and Call for Papers |
| Venue: |
ALPEXPO-ALPES Congres
Parc Événementiel de Grenoble Avenue d'Innsbruck - CS 52408 38034 Grenoble cedex 2 France |
|||||
| Important Dates: |
|
|||||
| Agenda |
|
|||||
| 9:00-12:30 |
Morning MOS-AK Session Chair: Patrick Martin CEA (F) |
|||||
| T_1 | Introduction Patrick Martin and Wladek Grabinski CEA (F), MOS-AK (EU) |
|||||
| T_2 | Compact modelling approaches that enable
DTCO in
advanced CMOS Asen Asenov Uni. Glasgow (UK) |
|||||
| T_3 | MAPP: The Berkeley Model and Algorithm
Prototyping Platform (Introduction, Demo) Tianshi Wang, Karthik Aadithya, Bichen Wu and Jaijeet Roychowdhury University of California at Berkeley (USA) |
|||||
| T_4 | Qucs: improvements and new directions in
the GPL
compact device modelling and circuit simulation tool. Mike Brinson*, Richard Crozier**, Vadim Kuznetsov***, Clemens Novak****, Bastien Roucaries*****, Frans Schreuder******, Guilherme Brondani Torri*******. *Centre for Communications Technology, London Metropolitan University, UK, **The University of Edinburgh, UK, ***Bauman Moscow Technical University, Russia, ****Qucs Developer, *****Laboratoire SATIE – CNRS UMR 8929, Université de Cergy-Pontoise, ENS Cachan, FR,, ******Nikhef, Amsterdam, NL, *******Qucs Developer. |
|||||
| 10:30-11:30 |
Coffee Break |
|||||
| T_5 | SPITT a Magnetic Tunnel Junction Verilog-A Compact Model for STT-MRAM Fabrice BERNARD-GRANGER, Bernard DIENY, Kotb JABEUR, Raphael FASCIO eVaderis, CEA-Spintec (F) |
|||||
| T_6 | From Ab-Initio to Compact Modeling of
Resistive
Memories Marina Reyboz, O. Cueto, P. Dorion, A. Payet, P. Blaise, G. Le Carval, E. Vianello and G. Molas CEA-Leti, MINATEC Campus (F) |
|||||
| P_1 | Models and Simulation of Ageing Effects in Analogue Circuits Felix Salfelder and Lars Hedrich Goethe Universitaet (D) |
|||||
| 12:30-13:30 |
Lunch Break |
|||||
| 13:30-16:00 |
Morning MOS-AK Session Chair: W.Grabinski MOS-AK (EU) |
|||||
| T_7 | DC and AC modeling of minority carriers
currents
in ICs substrate Camillo Stefanucci, Pietro Buccella, Maher Kayal, Jean-Michel Sallese EPFL (CH) |
|||||
| T_8 | Parameter extraction and enhanced scaling
laws
for advanced SiGe HBTs with HICUM Level 2 T. Rosenbaum, D. Céli, M. Schröter, C. Maneux ST Microelectronics (F), CEDIC - Technische Universitaet Dresden (D), IMS - Université Bordeaux I (F) |
|||||
| T_9 | A simple SPICE compact model for
Fully-Depleted
Tunnel Field Effect Transistor. S. Martinie, C. Le Royer, A. Villalon ,O. Rozeau and T. Poiroux CEA-LETI (F) |
|||||
|
14:30-15:00
|
Coffee Break |
|||||
| T_10 | New version of Leti-UTSOI2 featuring
further
improved predictability, and a new stress model for FDSOI technology Thierry Poiroux*, Patrick Scheer**, Olivier Rozeau*, Barbara de Salvo*, André Juge**, Jean-Charles Barbé*, Maud Vinet* *CEA-LETI (F), **STMicroelectronics (F) |
|||||
| T_11 | Dynamic behavior of the UTBB FDSOI MOSFET
for
high frequency and low power integrated circuits Salim El Ghouli*, Patrick Scheer*, Thierry Poiroux**, Jean-michel Sallese***, Christophe Lallement**** *STMicroelectronics (F), **CEA-LETI (F), ***EPFL (CH), ****University of Strasbourg (F) |
|||||
|
16:00
|
End of the MOS-AK Workshop |
|||||
| Extended MOS-AK/GSA Committee: | ||||||
| Committee |
|
|
|
|
|
Graphics © 2015 Oliver