



ON Semiconductor


# LATERAL PNP TRANSISTOR MODELING WITH SPICE MODELS

Václav Paňko<sup>1,2</sup>, Jiří Slezák<sup>1</sup>, Josef Dobeš<sup>2</sup>, Libor Vojkůvka<sup>1</sup>

<sup>1</sup>SCG Czech Design Center, ON Semiconductor, B. Němcové 1720, 756 61 Rožnov p. R., Czech Republic  
<sup>2</sup>Dept. of Radio Engineering, FEE, Czech Technical University in Prague, Technická 2, 16627 Prague 6, Czech Republic


## Goal of the contribution

More flexibility in integrated circuit design can be achieved, if it is possible to use both types of transistors – NPN and PNP. However, this means more semiconductor layers have to be added so that a vertical PNP structure can be created. A PNP transistor can be also created as a lateral PNP structure from the same layers as a vertical NPN transistor without addition of any layers. In this case the emitter and the collector are formed from a P type layer that is used for base in a NPN transistor.



## Lateral PNP transistor modeling


Adapted models of vertical NPN transistor are still mostly used for lateral PNP transistor modeling. Behavior of laterally arranged PN junctions is different than that of a vertically arranged PN junction. Using adapted models of a vertical NPN transistor for modeling lateral PNP transistor causes inaccurate modeling. Possible models of lateral PNP transistor are shown in figure on the right. The Gummel-Poon model does not include parasitic components therefore one Gummel-Poon model is used for intrinsic component and one or two for parasitic components. The Modella model already includes parasitic transistors.




In first case one transistor is used for intrinsic transistor and one for parasitic emitter-base-substrate transistor. Parameter extraction of both transistors is relatively easy. In second case one transistor is used for intrinsic transistor, one for parasitic emitter-base-substrate transistor and one for parasitic collector-base-substrate transistor. Parameter extraction of three transistors together is relatively complicated, mostly extraction in AC mode. Modella has big advantage against Gummel-Poon models during parameters extraction because extraction of one set of parameters is easier.

## Model comparison


At first the parameters of all these models are extracted on chosen lateral PNP transistors in the BCD 0.8  $\mu\text{m}$  technology. Next, differences among models are identified in DC/AC modes. A special attention is paid to the saturation region and models capabilities to describe scattering parameters (S parameters). Simultaneously, measured data are compared with simulated data for each model.



Output characteristics in saturation region



Forward transit frequency



S11 in Smith chart

The Gummel-Poon model, whether with one or two parasitic transistors, does not model quasi-saturation region. Modella contains at least partial distribution of collector resistors therefore it is possible to better optimize saturation and quasi-saturation region by tuning of these resistors. Thanks to distribution of emitter, collector and base resistors Modella is more accurate. Modella also very accurately models substrate current in saturation region. Gummel-Poon model with one parasitic transistor is not able to do this. Only model with two parasitic transistors is able to model saturation.

### REFERENCES

- [1] O'HARA, F. G. *Physically Based Compact Modeling of Lateral PNP Transistors*. Technical Report. Phillips Electronics N.V. 2001.
- [2] O'HARA, F. G., van den Biesen, J. J. H., de Graaff, H. C., Foley, J. B. A new physical compact model for lateral transistors. *IEEE Bipolar Circuit and Technology Meeting*, 1990, pp. 102-105.
- [3] O'HARA, F. G., van den Biesen, J. J. H., de Graaff, H. C., Kloosterman, W.J., Foley, J. B. MODELLA – A new physics-based compact model for lateral p-n-p transistors. *IEEE Transaction on Electron Devices*, Nov. 1992, vol. 39, no. 11, pp. 2553-2561.
- [4] PAŇKO V. Optimizing the SPICE Models for Lateral PNP Bipolar Junction Transistor. *IEEE Workshop Zvule 2008*, Aug. 2008, pp. 186-189. ISBN 978-80-214-3709-8