






AI Applications in Semiconductor From Parametric Testing to Design Signoff




11 years of support of MOS-AK



MOS-AK Chengdu compact modeling workshop			
Training course	Topic	Presenter	Presenter Company
20 JUNE			
9:00-11:45	Modeling of Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wafer circuits	Andreas Pawlak	Infineon AG
13:00-16:15	1. Radar frontends for ranging and speed measurements operating at 24GHz, 60GHz and 122GHz ISM frequency bands 2. Radar frontends for MIMO radars operating at 24GHz, 60GHz, 122GHz and 245GHz ISM frequency bands	Wojciech Debiski	Silicon Radar GmbH
21 JUNE			
8:30-9:20	WORKSHOP CHECK IN		
9:30-9:35	Open Speech	TBD	UESTC
9:35-9:40	MOS-AK Review & Outlook	Min Zhang	XMOD&MOS-AK
9:40-10:25	The Model and Algorithm Prototyping Platform (invited talk)	Jaijeet Roychowdhury	U.C Berkely
10:25-10:50	Device modeling Eco-system Driven by Learning-based algorithms	Yanfeng Li	Platform-DA
10:50-11:05	Tea break		
11:05-11:50	Simulation and Modeling of Dynamic Systems with Time Varying device Characteristics (invited talk)	Masun Chan	HKUST
11:50-12:00	Group photo		
12:00-13:30	Lunch		
13:30-14:00	Advanced TFT Modeling Techniques for GOA Driver Circuit Design Optimization (invited talk)	An-Thung Cho, Lifeng Wu	HuaDa Empryean software &Chongqing HKC
14:00-14:25	Active Device Channel spice thermal modeling and parameter extraction	Fujiang Lin	USTC
14:25-14:50	Simulation-Based Reliability Analysis for Advanced Designs and Applications	Xugang Shen	Synopsys, Inc
14:50-15:10	Tea break		
15:10-15:55	Silicon integrated magneto-optical nonreciprocal photonic devices (invited talk)	Lei Bi	UESTC
15:55-16:20	An Analysis of DG SOI MOSFET Modeling and Simulation with PSP, BSIM-IMG and HISIM_SOTB	GuoFang Wang, Jun Liu	HDU
16:20-16:45	TCAD-Based Statistical Modeling Methodology for Nanoscale FinFET Variability	Guo Ao	ICRD
16:45-17:10	Characterization and Modeling of the Reverse behavior of a Vertical Power MOSFET	Lixi Yan	Stuttgart University
17:10-17:35	An Industry Standard Model Including Fast and Extended Range Core with Improved Mobility and Noise effect	Chetan Kumar Dabhi	IITK
18:00-20:00	Gala dinner		
22 JUNE			
8:30-9:20	WORKSHOP CHECK IN		
9:30-10:15	Negative Capacitance FET and Nanowire/Nanosheet FET modeling (invited talk)	Yogesh Chauhan	IITK
10:15-10:40	An Simulation Platform for IGBT Module Electrothermal Analysis	Chen Shen	Cogenda
10:40-11:00	Tea break		
11:00-11:45	Artificial Neural Networks for Microwave Modeling and Design (invited talk)	Qijun Zhang	Carleton University
11:45-12:10	A transient ionizing Radiation Spice model for PDSOI MOSFET	Jianhui Bu	IME Chinese Academy
12:10-13:30	Lunch		
13:30-14:15	Quasi-physical Zone division (QPZD) model for microwave wide-band-gap semiconductor technology (invited talk)	Yuehang Xu	UESTC
14:15-14:40	RF GaN Device model survey and Model parameter Extraction flows	Raj Sodhi	Keysight
14:40-15:05	Characterization and modeling of Memory effects for GaN HEMTs	ZhiFu Hu	HSRI
15:05-15:25	Tea break		
15:25-15:50	Key Technology to GaN-based mm-Wave Devices and MMIC's (invited talk)	Xiaohua Ma	Xidian University
15:50-16:15	A Dimension-Reduction Method for the Thermal Modeling of InGaP/GaAs HBTs	Wenrui Hu, Yongxin Guo	NUS
16:15-16:40	DC and RF Modeling of CMOS Schottky Diodes	Wenyuan Zhang, Yan Wang	Tsinghua University
16:45-17:10	RF GaN Device modeling for MMIC design	Chujun Wang	CETC 55
17:10-17:15	MOS-AK 2020	MOS-AK 2020	MOS-AK 2020

AI vs. DA



**CNN, RNN, GAN
DNN....
Many Machine Learning
terms...
.....**

Recent hot AI terms

**FFT
PCA
OLS
Spline
Bayesian....
Genetic Algorithms
Machine Learning
NN....**

Signal and Systems



Stochastic process

Numerical Analysis

DATE 2018 Best Paper on Speeding up Test with Learning Algorithms

What used often in EDA

TNS2012 paper on Soft Error Using ANN




AI and DA are related


What's AI Application and Why do we need it?

- ◆ **Prediction** through different modeling approaches (RSM, NN, etc.), and discover the “real world”
 - ◆ Use less efforts to achieve similar accuracy and performance
 - ◆ Break Hardware boundaries
- ◆ **Regression** : effectively construct the network between parameters and targets and reduce the labor of tweaking parameters to achieve targets
- ◆ **Ultimate Goal: Better Pay, Less Working Hours**


Separate Different Noise




DATE 2018 Best Paper on Speeding up Test with Learning Algorithms



TNS2012 paper on Soft Error Using ANN



Agenda



➔ ◆ AI Application : Consumer vs. Semiconductor

- Problem Scope, Algorithm, Expertise, Data
- Key FOM

Concept & Key FOM

◆ AI Driven Modeling Eco-system

- Test – Faster and More Powerful Test
- Modeling – Automatic Extraction
- Design – tough mission requires long term efforts

Daily Exercise in Semiconductor

◆ Challenges down the road

- ◆ Challenges
- ◆ Applications

Faster, Safer and More Powerful

◆ Conclusion

Scope Matters

Self-driving Cars



Self-driving Trains ● ● ● ● ●



HPC – Generic SW



HPC – ASIC Anton2



- ◆ **Narrow Scope**
- ◆ **Optimize Based on knowhow**

Narrowed scope, Less contamination, Higher accuracy requirement

A lot work repeatably done daily in Semiconductor have contained Scope

Rely on Expertise



- ◆ Siri gives definitive answers


- Poor accuracy leads to **low usage**

- ◆ Search Engine gives multiple answers

- Reply on expertise to filter, we use it **everyday**

If targets are difficult to define, give multiple answers

Data Availability



◆ In engineering world, most of us are dealing with **low data problems**

- physics provides a shortcut
- High quality data availability

◆ **Low Data not necessarily a bad thing as long as it gives you enough information to extract features**


- PCA – more data doesn't give you more value

◆ **Consumer applications requires big data, which are own by the tech giants**



Most semiconductor companies owe quality data

Revisit Key FOM - **DARK**




Algorithms




We are optimization experts, daily exercises with different neural networks

Knowledge



Modeling background give us the best knowledge in device/IC behaviors

Data



Accumulated millions of curves from different foundry/process


Risk



We expect error in simulation or measurement

AI Has Potentials in Semi

Agenda



◆ AI Application : Consumer vs. Semiconductor

- Problem Scope, Algorithm, Expertise, Data
- Key FOM

Concept & Key FOM



◆ AI Driven Modeling Eco-system

- Test – Faster and More Powerful Test
- Modeling – Automatic Extraction
- Design – tough mission requires long term efforts

Daily Exercise in Semiconductor

◆ Challenges down the road


- ◆ Challenges
- ◆ Applications

Faster, Safer and More Powerful

◆ Conclusion

Why Device/IC Test Is a Good Machine Learning Application?

Time is \$\$\$:
Increasing
Pain



Volumes: Increasing wafer volumes, increasing variability, but reducing test time = Faster **TTM**



Emerging Technologies: Micro-LED, VCSEL, Optical Module
reducing testing time = saving \$

IC/Device
Test:
Confined
Scope

- ❑ **Self-driving cars** are difficult with current algorithms/computing, but **trains** are easy
- ❑ IC/Device behaviors are **highly regulated**, often by well-know physics, similar to “trains”, with very **contained scopes**




PDA's DARK

- ❑ **Data:** Owned a lot of **data** from many foundries
- ❑ **Algorithms:** Optimization gurus, applied machine learning in EDA for years
- ❑ **Risk:** Testing facility itself brings in error, as long as ML error < system errors, applying ML can also reduce these instabilities
- ❑ **Knowledge:** Modeling/Simulation Folks own the best behavior knowledge

Learning Based Test Methodologies


Accelerating Hardware

Testing Behavior Prediction Algorithm
 Use *Time Series Analysis* to reduce settling time of the hardware



DUT - Level Test


Information Redundancy Removal Algorithm with *Machine Learning*



◆ Best Paper at DATE 2018

Product-Test


Process Variation Awareness Algorithm
 Apply *Deep Learning* to extract data structure and pattern for some dies to know the behavior of other dies for smarter testing



Outcomes of Smart Test

Much Faster


Parametric Test system can achieve **10-100X acceleration** compared to traditional IC/device while retaining same accuracy




Learning Based FS Series
Parametric Analyzer In Production
The fastest on the market

Safer
&
Reliable

Testing noise and testing structure drawbacks can be internally considered and removed by learning techniques




CV Testing Noise Removal



1/f Noise Testing Repairment

Powerful
&
Smarter


With 5G and MMW, current hardware based testing will soon hit a wall, “AI-driven” is the only way to break the hardware boundary.



Revolutionary in test industry: Shift from labor & capital-intensive to knowledge & technology-intensive.
Align with the strategic direction of “Made in China 2025”.


Test Methodologies

- ◆ Traditional Instruments are “Analog” heavy
- ◆ “Digital” heavy, apply similar methodologies from computer vision to extract features and recover data
 - ◆ Signal can be noisy
 - ◆ On board data processing and signal processing
- ◆ Like ASIC, test instruments are made to meet specific requirements



Modeling and Simulation

- ◆ Binning Is More AI Friendly (Less Parameters)
 - ◆ BSIM4 has around 200 parameters, Binning can reduce to 10-20 parameters
- ◆ TID Model Can Be Fully Automated (<10 Parameters, 1 or 2 targets)



Human Experts: 3 days , Local x86(i7) +expert :1-day Pure Cloud: 10 days, ~ ¥ 30K




The Biggest Challenge is how to define targets

TNS2011 TID SPICE Modeling Paper

Case Study: Bi-Direction Network for Modeling

- Similar methods deployed





[1] Li, Mingda, et al. "Physics-Inspired Neural Networks (Pi-NN) for Efficient Device Compact Modeling." IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (2016).


Circuit Design

- ◆ Front end design automation: possible
- ◆ Physical layout: very difficult

Construct Correlations of System, Circuit, Device and Process



Challenges Down The Road



◆ **Measurement Expensive**

- ◆ **New technologies such as Micro-LED**
- ◆ **5G**

◆ **Simulation Costly**

- ◆ **Memory and Logic ICs are already simulation costly**
- ◆ **More corners**

AI-Driven Parametric Test Applications I

◆ AI Application : IV and 1/f Noise Combined Test


□ WAT level flicker noise test is in increasing need

□ Proven by leading semiconductor companies and top tier research



IV, CV, 1/f Noise All-in-One
Only 8.2 Kg

Modular Architect Flexible




nature nanotechnology LETTERS
<https://doi.org/10.1038/s41565-018-0348-z>

Observation of ballistic avalanche phenomena in nanoscale vertical InSe/BP heterostructures

Anyuan Gao¹, Jiawei Lai², Yaojia Wang¹, Zhen Zhu¹, Junwen Zeng¹, Geliang Yu¹, Naizhou Wang^{4,5}, Wenchao Chen⁶, Tianjun Cao¹, Weida Hu⁷, Dong Sun^{2,8}, Xianhui Chen^{4,5}, Feng Miao^{9,10}, Yi Shi¹¹ and Xiaomu Wang^{11*}

Impact ionization, which supports carrier multiplication, is promising for applications in single photon detection and sharp threshold swing field effect devices. However, initiating the impact ionization of avalanche breakdown requires a high

We first characterized the transport properties of two heterostructure devices. With the proper gate voltage (~10 V here) to ensure a necessary low doping level of BP and InSe (details below), the vertical vdW junction presents a standard rectification behaviour as




IEEE ELECTRON DEVICE LETTERS, VOL. 39, NO. 5, MAY 2018

Thickness Dependence of Low-Frequency Noise in MoS₂ Field-Effect Transistors With Enhanced Back-Gate Control

Xin-Ran Nie, Min Zhang, Hao Zhu[✉], Member, IEEE, Lin Chen[✉], Qing-Qing Sun[✉], and David Wei Zhang

Abstract—Low-frequency noise has become one of the major limitations on further exploration for the ultimate performance of nanoelectronic devices based on novel two-dimensional (2D) materials. Here, the low-frequency 1/f noise has been qualitatively investigated on MoS₂ field-effect transistors (FETs) with different layer numbers. 1/f noise in multi-layer (2-layer and thicker) MoS₂ devices follows the Hooge mobility fluctuation model. But for mono-layer MoS₂ FET, 1/f noise is dominated by the carrier number fluctuation model in a weak accumulation regime.

noise in solid-state electronic devices, and it becomes more conspicuous with scaled-down device size [7], [8]. As a result, in-depth study of the origin of 1/f noise in 2D semiconductor devices is critical to enhance the electrical performance and optimize the device metrology approaches, and it may open up possibilities in new device paradigm for sensing applications. So far, 1/f noise of MoS₂ FETs has been experimentally analyzed and reported [9]–[11]. For example,



Nature Nano and EDL Papers

The only solution for production level 1/f Noise Test

AI-Driven Parametric Test Applications II: FCPro

- ◆ High speed, high density, accurate capacitance tester
- ◆ UPH = 40,000 devices (32 channel system)

0.1pF
accuracy


Modular

200V



Up to 64 channels


Conclusion



- ◆ **AI in Semi is not just AI Chips, AI applications have a lot of potential.**
- ◆ **Design and Manufacture should invest more on Algorithms**
- ◆ **AI is the answer for future challenges in Test and Simulation**

PDA At A Glance

◆ PDA: Unique Integration of All the Critical Elements that connect Process Technology with Product Design



100

Embrace Data
Faster Test and Faster Simulation

Test-Chip → Device Modeling → PDK → Standard Cell Library

IC智库 APP 通用下载二维码

年度创新 EDA 公司
北京博达微科技有限公司

Technology Driven, Innovation is our Key Competence

MQRF – Complete CMOS RF Modeling Platform

MQ-RF – Integrate BB modeling, QA and RF to a single platform

□ Unique integration of the whole RF Flow

- DC, AC, LDE, Statistical, 1/f noise, RF and Thermal noise





□ Comprehensive Model Support

□ BSIM3、BSIM4、BSIM6、BSIM-CMG、BSIMSOI、PSP

□ RF Model Extraction Technology up to 110GHz

□ Internal QA

□ Built-in RF data QA, de-embedding, extraction and model QA



FSPro+ - Complete Semiconductor Analyzer Production Test

Modular architect

10fF CV Accuracy

0.1fA sensitivity

200V, 3A

High precision IV, and 1/f noise test in **one box** w/o cabling change (e.g. **5X** CP than competition)



5X Faster

1/f noise Production test ready (down to 2s/bias)
Support WAT 1/f noise test

Compact
8.2Kg

Built-in MeQLab to form a complete modeling system

As many channels as desired

1/f noise integrated (all channels)