




Accelerating the next technology revolution

Physical models for transistor gate stack degradation processes

Gennadi Bersuker

D. Veksler, H. Park, C. Young

FEP Division



Copyright ©2008

SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered servicemarks of SEMATECH, Inc. International SEMATECH Manufacturing Initiative, ISMI, Advanced Materials Research Center and AMRC are servicemarks of SEMATECH, Inc. All other servicemarks and trademarks are the property of their respective owners.

Global Consortium


SEMATECH, ISMI, and Supplier members



GLOBALFOUNDRIES



HEWLETT
PACKARD



SEMATECH Locations- Austin

- **Manufacturing Programs: ISMI, 450mm, NGF, EPIT**
- **Front end Technologies: Logic, memory, RF/Analog/MS**
- **Emerging Technologies: MEMS/NEMS, sensors, CMOS+, disruptive memory/logic, PV**
- **Fabless Program**



SEMATECH Locations- Albany

- Lithography: EUV, immersion, Masks, alt. Litho
- Front End Technologies: Logic, memory, electrical characterization and reliability
- 3D IC: TSV
- Metrology



SEMATECH CMOS Activities



High-k / Metal Gate




SEMATECH has CMOS HKMG solns

Hi Mobility Channel












3X Si mobility with hi Ge % epi QW; dual silicides

Si FinFET




Si, SiGe finFETs with good SCE control

III-V
III-V FinFET
Nanowires
Graphene



Collaborative Approach




1/f noise and RTS



Fluctuations of drain (gate) current in MOSFETs are caused by fluctuation of number and mobility of inversion carriers due to their capture/ emission by traps in oxide. RTS is observed in small devices


Single trap - RTS:



Noise power spectral density is Lorentzian:

$$S_I'(f) = \frac{\tau'}{1 + (2\pi\tau \cdot f)^2}; \quad \tau = \frac{\tau_0\tau_1}{\tau_0 + \tau_1}$$

Many traps - 1/f noise:



$$S_I(f) \propto \int_0^{\infty} d\tau \times g(\tau) \times S_I'(f) \propto \frac{1}{f}$$

Future of Low-Power Chips in Doubt

Big flaw found in transistor noise theory

ENGINEERS AT the U.S. National Institute of Standards and Technology (NIST) say that the basic theory explaining the origin of a certain type of noise produced by very small transistors is totally wrong.


to see tunneling that took nanoseconds to picoseconds. Instead, the process took the milliseconds to seconds you'd see in a much bigger transistor. "What people thought is very likely not correct,"

We think we have a solution...


Electron transport in dielectrics: trapping and trap relaxation




One electron description does not include relaxation



Lattice relaxation due to electron capture



Total energy description which includes relaxation



Capture probability:

$$\frac{1}{\tau_c} = f_{imp} \times n_s \times T[0, F_{ox}, x_T] \times \sigma_0 \times \underline{a}$$

Trap relaxation factor



$$a = e^{-(2\bar{n}+1)S} \sqrt{\left(\frac{\bar{n}+1}{\bar{n}}\right)^p} I_p\left(2S\sqrt{\bar{n}(\bar{n}+1)}\right) \quad S = \Delta E / \hbar\omega \quad \bar{n} = \frac{1}{e^{\frac{\hbar\omega}{kT}} - 1}$$

$$p = E_0 / \hbar\omega$$


Simulating RTN in high-k stacks



W/L=0.3 μ m X 0.1 μ m,
Gate stack: 1nm SiO₂, 3nm HfO₂, TaN




Extraction of Capture/Emission times



$E_T=3.02$ eV
 $x_T=0.63$ nm
capture cross-section $\sigma_0=1.3 \cdot 10^{-14}$ cm²,
geometric relaxation energy $E_{relax}=1.86$ eV


D. Veksler et al, IRW'09

Role of trap relaxation in electron capture process




Transformation of V^0 into V^- by trapping an electron is accompanied by significant structural relaxation. ($E_{\text{relax}} = 1.5 - 2 \text{ eV}$)

Multi-phonon relaxation factor vs. trap energy




Mismatch between relaxation and trap (E_0) energies exponentially reduces trapping probability

1/f Noise in High-k/Metal Gate Devices




f_{peak} gives the time constant associated with a trapping event allowing for extraction of the traps parameters.



Trap parameters are identical to those obtained from RTS

Trap is located in SiO₂ interfacial layer



RTS below threshold voltage: the role of interfacial states



RTN in 1.4nm SiON/Poly-Si Gate Stack



Experimental data from: J.P. Campbell et al, IRPS'09




- 2-step model reproduces data *both below and above the threshold* - assuming no significant relaxation at interface state and its spatial alignment to the bulk oxide trap
- *Trap parameters are identical to those of traps located in SiO₂ interfacial layer in high-k stack: $E_T=3.3$ eV, $x_T=0.4$ nm, $\sigma_0=1.6 \cdot 10^{-14}$ cm², $S=33$*

Traps in Tunnel Oxide in TANOS




$$\tau_c \tau_e / (\tau_c + \tau_e) = 1 / 2\pi f_{corner}$$



Open symbols stand for the pre-existing traps. Filled symbols designate stress induced traps.

Which traps can contribute to noise?



Example:

$$\sigma_0 = 10^{-14} \text{ cm}^2; n = 10^{18} \text{ cm}^{-3}$$






Shaded area identify the range of possible values of x_T and E_{relax} for traps detectable in the frequency range

0.1 Hz ÷ 1 MHz.

Physics-based mechanism for noise generation processes may lead to predictive noise simulation modeling

Correlation between relaxation energy and distance from substrate for the traps contributing to noise at a given frequency

SILC mechanism in high-k stacks: oxygen deficiency of interfacial SiO₂ layer (Bersuker, IEDM 2008)




Penn State

UCL


U. Modena

SILC simulation in high-k dielectric stacks with ultra-thin IL \rightarrow the model still works?




Img: 'E4146 080914004_7101534A_17_CV Dot_rot_sEd_s.dm3' MAG: 295kX

EOT=0.6 nm



Similar slope for all parameters suggests that instability is dominated by the interface degradation


SILC Simulation: Energy Band of Thin Interfacial SiO_x Layer



L. Larcher, U.Modena

Zero-IL samples


SiO _x IL	3A (w/ 4nm HfO ₂)	5A (w/ 2nm HfO ₂)
Band offset	1.3	2
Band gap	4.3	6.3
K-value	9	7.5
Total EOT	0.8	0.6



crystalline Silicon substrate

SiO_x region

Silicon dioxide




Gradual increase of band gap with SiO₂ thickness



Model verification: SILC simulation based on earlier extracted defect characteristics



0.3nmSiO₂/4nmHfO₂




Interface traps density



Predictive SILC simulation is possible!

Fast V_t instability: Accounting for fast trapping processes in high-k dielectrics



Extracted defect parameters:

Characteristic time

$$\tau \sim 0.5 \mu\text{s}$$

Trap capture x-section

$$\sigma \sim 10^{-13} \text{ cm}^2$$


Trap density

$$\geq 10^{13} \text{ cm}^{-2}$$

Energy $\sim 0.5 \text{ eV}$





O-vacancies in m-HfO₂



v^-

UCL

Reliability projections



- **Multi-layer, multi-component dielectric stacks**

→ Accelerated stress (high voltage/temperature) may activate additional degradation mechanism which might not be relevant under use conditions

- PBTI model under development

- **High density of defects and defect precursors**

→ Fast transient effects may change reliability projection

Summary



- Mechanisms controlling device performance and reliability can be identified by combining electrical, physical and modeling methods
→ collaboration between characterization and modeling studies is critical to address challenges of future technology
- Physics-based models can successfully simulate evolution of device characteristics under operation conditions → may help to increase design margins