



# Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET

I.Angelov

Empirical Nonlinear IV and Capacitance  
LS Models and Model Implementation:  
Nonlinear IV Models,  
Capacitance Models, Charge Conservation,  
LS Model Implementation,  
FET examples: High Power, Linear,  
GaN, SiC, GaAs, CMOS  
Summary.

Iltcho Angelov MEL, Chalmers Univ. Göteborg Sweden  
iltcho.angelov@chalmers.se



**1 Physical Models- important in the device design stage.**

**2 Table Based Models- very accurate in the measurement range!**

**Typ. 1000 measurement points! We have X-parameters- now!**

**Problems:** 1 Outside Measurement Range? Data set is large >20 mB->slow.

2 Change of working conditions? Temp, R<sub>therm</sub>, C<sub>therm</sub> etc. ?

3 Manufacturing tolerances? V<sub>pof</sub>, G<sub>m</sub>, etc.

4 Scaling High Power Devices-> it is easier to measure smaller device and scale.

5 Feedback for the device quality, EC. parameters etc.- important for foundries!

**3 Empirical Equivalent Circuit Models. 100-200 measurements points**

**1 Accurate enough for many applications-1-5%.**

**Comparably easy to understand and extract, compact form- parameter list.**

**2 Extendable out of the Measurement Range > from 65GHz measurements designs for 220GHz [Ref:46-48].**

**3 Possibility to tune & change, scale the model, production tolerances, R<sub>therm</sub>...**

**4 Provide feedback for device parameters change, quality of processing ..**

**All model types have their place and we should use the right type for the specific application. We can mix & integrate different type models-**

**ETB.**

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Transistor modelling sequence:

I.Angelov

## 1 Measurements

1.1 Transistor functionality.

1.2 Select Representative Device!!! Statistical data!

1.3.1 Measurements, Multi-bias:

a) DC-Ids vs. Vds, Vgs parameter

b) DC-Ids vs. Vgs, Vds parameter

1.3.2- Multi-bias S-parameters- the same bias points used in DC measurements

1.3.3- Power Spectrum (PS)- i.e. fixed RF, Vds, Pin, sweeping Vgs

## 2. SS model extraction

## 4. Model function selection

## 5. Model implementation

6. Model evaluation- a) Multi-bias DC and S-parameters.

b). Large Signal evaluation- Power Spectrum (PS), Load-pull

c) Waveform, Combined Load-pull & Waveform.

---


Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET



**Simulation setup should be similar to the measurement set-up.**

**Common mistake- people forget to measure**

**resistances in bias lines.**



**1SS&Noise model>**

**3-4 practical bias points:**

**Ids=5,10,15 mA , Vds =1 to 3 V**

**2LS model :Multibias DC and Spar**

**10V<sub>gs</sub>&10V<sub>ds</sub>, Typ. 100-200 bias points.**

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# 1 Transistor functionality evaluation: $R_{ds}(R_{on}) = R_d + R_s + R_{ch}$ .

I. Angelov

## Meas. 1 $I_{ds}$ vs. $V_{gs}$ for low $V_{ds}$ ;



Nonlinear Models are controlled by intrinsic voltages, so we need  $R_s, R_d$  to account for the voltage drop.

Measurement  $I_{ds}$  in the linear part of the IV sweeping  $V_{gs}$ , at fixed low  $V_{ds}$ .


-> safe measurement, GaAs  $V_{ds} = 0.1V$ , GaN  $V_{ds} = 1V$ .

$R_{ds} = V_{ds} / I_{ds}$ : For gate in the middle S-D we can consider:

$R_s = R_d = R_{ch} = R_{ds} / 3$  For MEFET: More accurately -  $R_s, R_d$ , by fly-back method



Good device:  $R_{on} = 3 \text{ oHm}$ ,  $R_{off} > 3 \text{ MOhm}$   
Working device:  $R_{on} = 6 \text{ oHm}$ ;  $R_{off} = 10 \text{ kOhm}$




## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



## 2Measurements $I_{ds}$ vs. $V_{ds}$ , $V_{gs}$ param.



I. Angelov




- $\alpha_r$ : slope at Small currents, Low  $V_{ds}$
- $\alpha_s$ : slope High currents, Low  $V_{ds}$
- $\lambda$ : slope at high  $V_{ds}$  & small currents.
- I.e. we need 3 parameters to model the slope  $I_{ds}$  vs.  $V_{ds}$  (min.)

Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



## 2b Measurements $I_{ds}$ vs. $V_{ds}$ , $V_{gs}$ param



<b>IdVd1</b> SIM1.VDS= <b>2.000</b> DCFETM16exp..DC.IDS.i=0.151 SIM1.VGS=-1.250000	<b>Ids3s</b> SIM1.VDS= <b>2.000</b> DCFETM16exp..DC.IDS.i=0.456 SIM1.VGS=0.500000
<b>IdVd2</b> SIM1.VDS= <b>3.000</b> DCFETM16exp..DC.IDS.i=0.155 SIM1.VGS=-1.250000	<b>Ids4s</b> SIM1.VDS= <b>3.000</b> DCFETM16exp..DC.IDS.i=0.423 SIM1.VGS=0.500000

$I_{dsVd2} = I_{dsVd1} (1 + \lambda_{bd1})$   $\lambda_{bd1} = 0.027$ ;  $\lambda_{SelfHeat} = -0.083$ ;  
 $I_{ds4} = I_{ds3s} (1 + \lambda_{bd1}) * (1 + \lambda_{SelfHeat})$

The negative slope at high dissipated power is due **to selfheating!**  
**This effect should be modeled with a thermal network!**

Pulsed IV measurements, when available. Pulse <100-200 nS, to avoid selfheating. Then, you might face, ringing, dispersion manifestation etc.

Slope =  $\Delta I / (I * \Delta V)$   
 Slope at low power is positive = **+0.027**  
 Slope at high power is negative = **-0.083**

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



## Self-Heating: Models without Self-Heating > not suitable for $P_{dc} > 0.3W$

I. Angelov

### Self-heating effects :

**1 Change of mobility:** Reduced mobility at higher temperature  $\rightarrow$  smaller  $G_m$  :  
 $P_{1T} = g_m / I_{pk}$ ;  $P_{1T} = P_1 (1 + T_c P_1 \Delta T_j)$  Linear function + -100C ( $T_c P_1 = -0.003$ )-negative

**2 Change of carrier concentration:**  $I_{pk0T} = I_{pk0} (1 + T_c I_{pk0} \Delta T_j)$  ( $T_c I_{pk0} = -0.003$ )  
negative

**3 Device speed:** mobility change will influence capacitances :

$C_{gs0T} = C_{gs0} (1 + T_c C_{gs0} \Delta T_j)$ ;  $C_{gd0T} = C_{gd0} (1 + T_c C_{gd0} \Delta T_j)$  ( $T_c C_{gs0} = +0.003$ )

**4 RF and dispersion characteristics:** influenced by traps (at higher temperature things worsen)  
 $R_c = f(T)$  ( $T_c R_c = -0.002$ );  $C_{rf} = f(T)$  ( $T_c C_{rf} = +0.002$ )

### For all FET, important temperature coefficients are similar:

$T_c I_{pk0} = -0.0025$  to  $-0.0035$ ; & negative:  $T_c I_{pk0} \approx -0.003$

$T_c P_1 = -0.0020$  to  $-0.0035$ ; & negative:

$T_c P_1 \approx -0.003$

$T_c C_{gs0} = 0.002$  to  $0.0035$ ; & positive

The Self-heating effect is a proportional to  $T_c I_{pk0} R_{therm}$ .

Error in  $T_c I_{pk0}, T_c P_1$  can be compensated with  $R_{therm}$ .







Self-Heating: Models without Self-Heating not suitable for  $P_{dc} > 0.3W$ .

Be careful if  $R_{therm}$  is not listed in model parameters

I.Angelov



Pulsed:  
The slope is positive even at high  $P_{dc}$ !



Self-heating is usually modelled with a **single thermo-electrical circuit  $R_{therm} * C_{therm}$** .

With temperature coefficients  $T_{cIpK}, T_{cP1}$  known, **there is only one thermal parameter to find >**

**$R_{therm}$ . This is done in the CAD,** at high  $P_{dc}$ :

**1Fit** accurately  $I_{ds}$  at the knee(current parameters), **2Adjust**  $R_{therm}$  to fit the slope  $I_{ds}$  vs.  $V_{ds}$ .

Accurately, thermal resistance can be found **measuring junction temperature  $T_j$**  with infrared microscope.  $T_j = R_{therm} * P_{dc} + T_{amb}$

The thermal capacitance  $C_{therm}$  model the thermal storage capacity of the structure. We can have different  $R_{therm}$  and  $C_{therm}$  for the chip  $R_{thermchip}, C_{thermchip}$  and for package  $R_{thermpackage}, C_{thermpackage}$  for high power devices.


**$R_{therm}$  is not constant with temperature.** For **high dissipated power  $> 10W$**  should be considered:  **$R_{therm}(T) = R_{therm}(1 + T_{cR_{therm}} * \Delta T_j)$ .**

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# 3 Measurements $I_{ds}$ vs. $V_{gs}$

I. Angelov




## Meas 3. IV - $I_{ds}=f(V_{gs}, V_{ds})$

$1V_{ds} > V_{knee}$  at  $V_{pks}$  and corresponding  $I_{pks}$ ,  $G_{mmax}$   
 ;  $P1s = G_{ms}/I_{pks}$   
 $2P10 = G_m/I_{pk0}$  at low  $V_{ds}$  is larger  $P1s = G_{ms}/I_{pks}$

Part of  $\Delta V_{pk}$  is due to voltage drop on  $R_s * I_{ds}$   
 $\Delta V_{pki} \sim 0.2V$  (GaAs, CMOS)  $\Delta V_{pk} \sim 0.2-0.6V$  (GaN)

**Gm shape for MESFET & CMOS are similar**






## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# Variety of cases: Gm shape and P1s= Gms/lpks Models should be able to handle this.




I. Angelov



**P1s=2.7 (HEMT)**

**P1s=1.1 (Linear HEMT)**

**P1s=5.3 (High Gain HEMT)**



**P1s=0.15; SiC**

**P1s=0.25; GaN**

**P1s=1.4; GaN Eudina**

**Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET**




It is important to find the reason for the specific effect, dependence etc. to model and implement this properly.

Example 1; Gm shape- doping profile ( $I_{ds}$  dependence vs.  $V_{gs}$ )- $I_{ds}=f(\Psi(V_{gs}))$ , P2, P3


Example 2; GaN FET - $R_s$  is bias dependent, velocity saturation.  $R_s=f(I_{ds})$

Example 3 ;  $R_s, R_d$  temperature dependent-self-heating.  $R_s=f(T)$


Usually we have several effects on the top of each other. I.e. we need to do several, properly designed measurements to distinguish between effects, like specific  $I_{ds}$  measurements, Measurements at 3 equally spaced temperatures, pulsed IV, LSVNA etc...



Example 1: Parameters of the  $F=f(\Psi(V_{gs}))$  function changed



Example 2:  $R_s$  Bias dependent



Example 3:  $R_s, R_d$  temperature dependent

Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# High Power devices

I.Angelov

## Important for Large&High Power devices:

### 1. The Gate Control is delayed and reduced at high frequency:

Large&High Power Devices do not respond immediately at RF!

$C_{del} = 2-3fF$  - is the capacitance of the gate footprint,  $R_{del} = 2k\Omega$  (chan. resistance)

### 2 Current slump -In some cases at RF we do not reach the DC $I_{ds}$ values.

### 3. (Back-gate) voltage will change the effective $V_{gs}$ at RF ->dispersion

### 4. Higher $R_s$ and $R_d$ / mm for SiC and GaN FET in comparison with GaAs FET

### 5. $R_d$ , $R_s$ bias and temperature dependent! (A.Inoe *et al.*, IMS2006 WE2F2, M. Thorsel)

### 6. Self-heating model-**must!** Mounting quality is critical.

### 7. Breakdown important for high power devices!

### 8 Keep device safe $< P_{max}$ !


Organize measurements properly.

### Dual region measurements& simulations:

A) High  $I_{ds}$ , Low  $V_{ds}$ ;

B) Low  $I_{ds}$ , High  $V_{ds}$

Cover the load line!




Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET



# High Power FET EC

I. Angelov



**Parasitic elements** : $R_g, R_{gd}, R_d, R_s, R_i, C_{ds}, L_g, L_d, L_s$ , layout elements etc.

**New:  $C_{del}, R_{del}$**  shunting the gate control node  $V_{gsc}$  > Frequency dependent gate control and delay.

b) Frequency dependent  $R_s$  for SiC

**Nonlinear:  $I_{ds}, I_{gs}, I_{gd}, C_{gs}, C_{gd}$** -> we need models.

Models are controlled by intrinsic voltages!

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**







# GS, GD Breakdown Measurements

We can use resistors to limit& define safe currents levels.

I.Angelov

## GD Common Gate Device: we split the GS, GD Junctions:

Rmeas=50 ohm  
Rcoupl= 1 MOhm







**Gate -Drain** breakdown measurement setup ;

**Gate -Source** breakdown measurement setup.

We can use resistors to limit& define safe currents levels. Compliance is not fast enough and difficult to model.

## Common Source Device, Source without via, using needles:



**Gate -Drain** breakdown measurement setup.

**Gate-Source** breakdown measurement setup.

# Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



## 1 Physical !!!

2. Single definition  $-\infty + \infty$ ; Infinite & correct derivatives.

3. The model parameters should be responsible for specific things: Current, Voltage, Cap, Slope, etc.

4. Flags, conditions should be avoided!

5. Directly extractable! Available in CAD tools!

6. If possible, use inflection points to construct the model. This simplifies the extraction, improves accuracy and reduce model parameters.

7. The best solution is to split (if possible) the model Function on independent parts:  $F = f1[\Psi1(Vgs)] * f2[\Psi2.Vds]$

8. If the guess for modeling function  $F$  is good, extracted argument will be linear function:  $\Psi = P1 * Vgs$ ;  $P1 = \text{derivative of } F = f(\Psi(Vgs))$





## 2 Ids Model Function Selection

17

I.Angelov

FET Ids- solution of Schrodinger equation:

**Error type functions**  $\longrightarrow \frac{d}{dx} \operatorname{erf}(x) = \frac{2}{\sqrt{\pi}} e^{-x^2}.$

Typical for FET:  $f_1(V_{gs}) = 1 + \operatorname{erf}(V_{gs})$

The error function is not always available in CAD tools **and**

**simple & direct reverse extraction is not possible.**

**Replacement for error functions:**

a) GaAs:  $f_{1a}(V_{gs}) = 1 + \operatorname{Tanh}[P_1 \cdot V_{gs}]$

extraction:  $\Psi_{1a}(V_{gs}) = \operatorname{ArcTanh}[(I_{ds}/I_{pk0}) - 1]$

b) GaN and SiC:  $f_{1b}(V_{gs}) = 1 + \operatorname{Tanh}[\operatorname{Sinh}(P_1 \cdot V_{gs})]$

extraction:  $\Psi_{1b}(V_{gs}) = \operatorname{ArcSinh}[\operatorname{ArcTanh}[(I_{ds}/I_{pk0}) - 1]]$

c) We need to fit different profiles i.e. Adjustment possibilities!

d) try to use inflection points- this will make model compact and accurate at critical points.



---

**Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET**



### 3 Ids Model Function Selection FET Ψ Examples: extracted GaN, SiC FET

I. Angelov



a) GaAs:  $f1a(Vgs)=1+\text{Tanh}[P1.Vgs]$

$\Psi1a(Vgs)=\text{ArcTanh}[(Ids/Ipk0)-1]$

b) GaN and SiC:  $f1b(Vgs)=1+\text{Tanh}[\text{Sinh}(P1.Vgs)]$

$\Psi1b(Vgs)=\text{ArcSinh}[\text{ArcTanh}[(Ids/Ipk0)-1]]$

c) Directly extractable.

H.Rohdin ED-33,N5,May1986 pp. 664

$ns(V_g)=n_{s0}(\alpha+(1-\alpha)\text{tanh}[(V'_g-V_{gm})/V_1])$

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



## 4 Model Function Selection

### Spectral content( derivatives)

I. Angelov

$$\operatorname{erf}(x) = \frac{2}{\sqrt{\pi}} \sum_{n=0}^{\infty} \frac{(-1)^n x^{2n+1}}{n!(2n+1)} = \frac{2}{\sqrt{\pi}} \left( x - \frac{x^3}{3} + \frac{x^5}{10} - \frac{x^7}{42} + \frac{x^9}{216} - \dots \right)$$

$$I_{ds\text{ef}} = 1 + \operatorname{Erf}[(\Psi)] / (2/\sqrt{\pi}); \Psi = P_1(V_{gs} - V_{pks})$$

DC , 1-st equal

$$1. I_{ds\text{ef}} = I_{pk} + I_{pk} * P_1 * V_{gs} - \frac{1}{3} (I_{pk} * P_1^3) V_{gs}^3 + \frac{1}{10} (I_{pk} * P_1^5) V_{gs}^5$$

$$I_{ds} = I_{pk} (1 + \tanh(\Psi)); \Psi = P_1(V_{gs} - V_{pks}); \text{GaAs}$$

$$2. I_{ds} = I_{pk} + I_{pk} * P_1 * V_{gs} - \frac{1}{3} (I_{pk} * P_1^3) V_{gs}^3 + \frac{2}{15} (I_{pk} * P_1^5) V_{gs}^5$$

$$I_{ds1} = I_{pk} (1 + \tanh(\Psi1)); \Psi1 = P_1(\sinh(V_{gs} - V_{pks})); \text{GaN, SiC}$$

$$3. I_{ds1} = I_{pk} + I_{pk} * P_1 * V_{gs} - \frac{1}{6} (I_{pk} * P_1^3) V_{gs}^3 + \frac{1}{40} (I_{pk} * P_1^5) V_{gs}^5$$

3-rd different


5-th different

Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET



# 5 Model Function Selection – Ids Derivatives


I.Angelov



GaAs Gm bell shaped.

$$f1a(Vgs)=1+\text{Tanh}(P1.Vgs)$$


Due to the term:  $(1/6)(Ipk0 * P1)Vgs^3$




GaN ; SiC Gm:

$$b) f1b(Vgs)=1+\text{Tanh}(\text{Sinh}(P1.Vgs))$$

Rectangular shape of Gm



3-rd order of Ids



GaAs Gm2:  $f1a(Vgs)=1+\text{Tanh}(P1.Vgs)$

GaN SiC Gm2:  $f1b(Vgs)=1+\text{Tanh}(\text{Sinh}(P1.Vgs))$



**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Simple Ids model:

5 Parameters:  $I_{pks}, V_{pks}, P1, \alpha_s, \lambda$

I. Angelov



5 Parameters:  $I_{pks}, V_{pks}, P1, \alpha_s, \lambda$

$I_{ds}, g_m$  are exact at  $V_{pk}$ , typical, global error <10%.

$$I_{ds} = I_{pks} (1 + \tanh(\Psi_p)) \cdot \tanh(\alpha_s V_{ds}) (1 + \lambda V_{ds})$$

$$\Psi_p = P_{1m} ((V_{gs} - V_{pks})); P_{1m} = g_{mpk} / I_{pk}$$

Typical:


- $\lambda = 0.001 - 0.02 \text{ GaN}; 0.04 - 0.25 \text{ GaAs};$
- $P1 = 0.15 - 0.3 \text{ SiC}; 0.35 - 1 \text{ GaN}; 1 - 5 \text{ GaAs};$
- $\alpha_s = 0.3 - 0.7 \text{ GaN}; 0.5 - 3 \text{ GaAs}$

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**




# Ids: 10 Parameters Model: $I_{pks}$ , $V_{pks}$ , $P_1$ , $\alpha_s$ , $\lambda$ $+\Delta V_{pk}$ , $P_2, P_3$ , $DP$ , $\alpha_r$

I. Angelov



$I_{pk0}, V_{pk0}, P_1 = gm/I_{pk0}$   
 $DV_{pk}$  - change for the  $V_{pk}$  vs.  $V_{ds}$   
 $P_2, P_3$  - adjust GM shape  
 $\alpha_s$  - slope at high currents  
 $\alpha_r$  - slope at small currents  
 $\lambda$  - slope at high  $V_{ds}$ , small currents  
 $DP_1$  - reduction of  $P_1$  for high  $V_{ds}$



10 parameters model : 5par. +  $DV_{pks}, P_2, P_3, \alpha_r, DP_1$

$$I_{ds} = I_{pks} (1 + \tanh(\Psi_p)) \cdot \tanh(\alpha \cdot V_{ds}) (1 + \lambda V_{ds})$$

$$\Psi_p = P_{1m} ((V_{gs} - V_{pk0}) + P_2 (V_{gs} - V_{pks})^2 + P_3 (V_{gs} - V_{pkm})^3)$$

$$V_{pk}(V_{ds}) = V_{pks} - \Delta V_{pks} + \Delta V_{pks} \tanh(\alpha_s V_{ds})$$

$$P_{1m} = P_1 (f(T)) [(1 + \Delta P_1) (1 + \tanh(\alpha_s V_{ds}))]$$

$$\alpha = \alpha_R + \alpha_s * (1 + \tanh(\Psi_p))$$

Typical, global error <3%.

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**

# Connection with physical models

I. Angelov

$$I_{pks} = 0.5 \cdot I_{max}; V_{pks} = V_{poff} + V_{bi};$$

$$P1 = \text{abs}(I_{max}/V_{pks}); \text{ For example:}$$

$$I_{max} = 0.8; V_{poff} = -1.2; V_{bi} = 0.8;$$

GaN FET

Gm max at  $I_{max}/2$  (for respective  $V_{gs}$ )

$$I_{ds} = \frac{I_{max}}{2} (1 + \tanh(\Psi_p)) \cdot \tanh\left(2 \cdot \frac{V_{ds}}{V_{knee}}\right) (1 + \lambda V_{ds})$$

$$I_{max} = \frac{q\sigma v_s}{10}; \text{ Knee voltage } V_{knee} = R \cdot I_{max};$$

$$R = \frac{(L_{sg} + L_{gd} + L_g) \cdot 10^4}{q\sigma\mu} + 2R_c; R_s = \frac{(L_{sg} + 0.5 \cdot L_g) \cdot 10^4}{q\sigma\mu} + 2R_c;$$


Pinch-off voltage:

$$V_{poff} = \phi_b - \Delta E_c - \frac{q\sigma}{\epsilon_o \cdot \epsilon_{AG}} d \cdot 10^7; \phi_b = V_{bi} - \Delta E_c$$

$$\Delta E_c = \chi_G - \chi_{AG}; \epsilon_{AG} = \epsilon_G + (\epsilon_A - \epsilon_G)$$

$$\chi_{AG} = x \cdot \chi_A + (1 - x) \chi_G - B_\chi (1 - x)x$$

[49] T. Oishi, H. Otsuka, K. Yamanaka, Y. Hirano, I. Angelov "Semi-physical nonlinear model for GaN HEMTs with simple equations " INMMIC 2010 Göteborg



Schematic structure

No.	Physical parameter	Unit	Value
1	Al content of AlGaN (x)	-	0.2
2	Thickness of AlGaN (d)	nm	27
3	Built-in voltage of Schottky gate (Vbi)	V	1.3
4	Polarization charge ( $\sigma$ )	cm <sup>-2</sup>	7.0e12
5	Electron saturation velocity (vs)	cm/s	9.0e6
6	Distance between source and gate (Lsg)	$\mu$ m	1
7	Distance between gate and drain (Lgd)	$\mu$ m	2
8	Gate length (Lg)	$\mu$ m	1
9	Contact resistance (Rc)	$\Omega$ mm	2.4
10	Electron mobility ( $\mu$ )	cm <sup>2</sup> /V/s	1300

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# Ids Equations – Extended: Breakdown & Dispersion

I. Angelov

$$I_{ds} = I_{pk}(T)(1 + \tanh(\Psi_p)) \tanh(\alpha V_{ds})(1 + \lambda V_{ds} + \lambda_{sb} e^{kb(V_{dg} - V_{tr})})$$

**Breakdown parameters**  
Important for High Power designs

$$\Psi_p = P_{1m}((V_{gs} - V_{pk0}) + P_2(V_{gs} - V_{pks})^2 + P_3(V_{gs} - V_{pkm})^3)$$

**Back-gate-Dispersion parameter**

$$P_{1m} = g_{mpk} / I_{pk}$$

$$V_{pk}(V_{ds}) = V_{pks} - \Delta V_{pks} + \Delta V_{pks} \tanh(\alpha_s V_{ds} + K_{BGate} V_{BGate} - V_{sb2} (V_{dg} - V_{tr})^2)$$

$$P_{1m} = P_1(T)[(1 + \Delta P_1)(1 + \tanh(\alpha_s V_{ds}))]$$

lpk=f(T); P1=f(T)self-heating  
2nd harmonic  
3rd harmonic vs. Vds

$$P_{2m} = P_2[(1 + \Delta P_2)(1 + \tanh(\alpha_s V_{ds}))]$$

$$P_{3m} = P_3[(1 + \Delta P_3)(1 + \tanh(\alpha_s V_{ds}))]$$

$$\alpha_p = \alpha_R + \alpha_S * (1 + \tanh(\psi_p)); \alpha_n = \alpha_R + \alpha_S * (1 + \tanh(\psi_n))$$

**Ids parameters=14 (Ids-10, Breakdown param.=4)**

7 important Ids parameters:  $I_{pk}, P_1, V_{pk}, \Delta V_{pk}, \alpha_r, \alpha_s, \lambda$  are found directly from measurements and provide accuracy <5%  
CAD tool is used for the extraction and optimization.






# MEFET I<sub>gs</sub> Equations -These devices have Gates!!!

I.Angelov


Gate parameters:



$V_{jg}; I_j; P_g$

The diode equation shifted to  $V_{jg}$  at which we operate the device

I<sub>gs</sub>-V<sub>gs</sub> AlGaIn/GaN HEMT



I<sub>gs</sub>-V<sub>gs</sub> SiC MESFET

Simple: 3 parameters I<sub>gs</sub> model -  $V_{jg}, I_j$ ; slope  $P_g = 1/(V_t * \eta)$ :

$$I_{gs} = I_j (\exp(P_g \cdot \tanh((V_{gs} - V_{jg}))) - \exp(-P_g * V_{jg})); GaAs, V_{jg} = 0.8$$

$$I_{gd} = I_j (\exp(P_g \cdot \tanh((V_{gd} - V_{jg}))) - \exp(-P_g * V_{jg})); GaN, V_{jg} = 1.2$$


V<sub>ds</sub>=10,20,40V; V<sub>gd</sub> 70V

Breakdown model: 3+4 parameters

3-simple I<sub>gs</sub> model + 4( $K_{bdgate}, E_{bdgate}, V_{bdgs}, V_{bdgd}$ )

$$I_{gsbd} = I_{gs} (1 + K_{bdgate} \cdot \exp(E_{bdgate}((V_{gs} - V_{bdgs}))))$$

$$I_{gdbd} = I_{gd} (1 + K_{bdgate} \cdot \exp(E_{bdgate}((V_{gd} - V_{bdgd}))))$$



Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



## 5 b Model Function Selection



I. Angelov

**We can** add part of  $\Psi$  working at other voltage  $V_{pk2}$ , and **combine**.

We create large variety of Gm shapes with 2 extra parameters  $V_{pk2}$ ,  $AA$ .

Example:  $V_{pk} = -0.3$ ;  $V_{pk2} = -2$ ;  $AA = 0$  to  $1$

$$\Psi = P1p ((AA (V_{gs} - V_{pk}) + (1 - AA) (V_{gs} - V_{pk2})) + P2p (V_{gs} - V_{pk})^2 + P3p (V_{gs} - V_{pk})^3))$$



$V_{pk2} = -2.0V$ ;  $V_{pk} = -0.3V$ ,  $AA = 0.1$ ;

**We can**, but even for devices with complicated IV, we should **Stop** to increase parameters -> **We can switch to Table Based (TB) or Empirical Table Based (ETB) !!!**

Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# Cap FET

1 From S-parameter measurements  
Small Signal extraction: Cappy; Berroth....

I.Angelov

Measured&Extracted  
SS capacitances  
should be verified for  
Charge Conservation!

$$\frac{\partial C_{gs}}{\partial V_{gd}} = \frac{\partial C_{gd}}{\partial V_{gs}}$$



$$C_{gs} = C_{gsp} + C_{gs0} *$$

$$(1 + \tanh[\psi_1]).(1 + \tanh[\psi_2])$$

$$\psi_1 = P_{10} + P_{11}.V_{gs}$$



$$\psi_2 = P_{20} + P_{21}.V_{ds}$$

- Cgdpi-minimum cap;
- Cgs0,Cgd0: capacitances at the inflection point;
- P11,P21:slope vs.Vgs,Vds



Cgs,Cgd vs. Vgs

Usually, Capacitances are extracted from S-par measurements in **4-10 GHz range:**



Cgs,Cgd vs. Vds

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Gate Charge: Capacitance or Charge Implementation?

I. Angelov

**1 Capacitance implementation** >we don't need transcapacitances! Cap directly from SS extraction!

**2 The Cap. Functions should be well defined**  $-\infty + \infty$ .

→ SS :  $C_{gs} = C_{gsp} + C_{gs0} \cdot (1 + \tanh[\psi_1]) \cdot (1 + \tanh[\psi_2])$


$\psi_1 = P_{10} + P_{11} \cdot V_{gs} + P_{111} \cdot V_{ds}$ ;  $\psi_2 = P_{20} + P_{21} \cdot V_{ds}$

$C_{gd} = C_{gdp} + C_{gd0} \cdot (1 + \tanh[\psi_3]) \cdot (1 + \tanh[\psi_4] + 2P_{111})$

$\psi_3 = P_{30} - P_{31} \cdot V_{ds}$ ;  $\psi_4 = P_{40} + P_{41} \cdot V_{gd} - P_{111} \cdot V_{ds}$

High voltage effects for  $C_{gs}$  &  $C_{gd}$  cross-coupling from  $V_{ds}$  -  $P_{111}$

**HB:**  $\frac{\partial V_{gs}}{\partial t}$ ;  $\frac{\partial V_{gd}}{\partial t}$ ;  $2I_{gsc} = \frac{\partial V_{gs}}{\partial t} C_{gs}$ ;  $I_{gdc} = \frac{\partial V_{gd}}{\partial t} C_{gd}$



**2 Charge Implementation :**

$Q_{gs} = \int C_{gs}(V_{gs}, V_{ds}) dV_{gs} = C_{gsp} \cdot V_{gs} + C_{gs0} \cdot (V_{gs} + Lc1) Th2$

$Q_{gd} = \int C_{gd}(V_{gs}, V_{gd}) dV_{gd} = C_{gdp} \cdot V_{gd} + C_{gd0} \cdot (V_{gd} + Lc4) Th3$

$Lc1 = \frac{\log[\cosh[\psi_1]]}{P_{11}}$ ;  $Th2 = \tanh[\psi_2]$ ;  $Lc4 = \frac{\log[\cosh[\psi_4]]}{P_{41}}$ ;  $Th3 = \tanh[\psi_3]$ ;

Total Charge Implementation  $Q_g = Q_{gs} + Q_{gd}$

**Integration vs. terminal voltage!**  
**Remote voltage parameter!**  
**We will always have difference in the simulated S-parameters using capacitance or charge implementation using the same coefficients!**  
**> S.Maas Nonlinear Microwave Circuits**

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Cap Implementation 1- DC current phenomenon in HB.

I.Angelov

## 1Cap implementation: DC current can be observed in HB for Cap. depending on $V_t$ , $V_r$ .

If the voltage  $V$  across the capacitors terminal consists of a small and a large amplitude  $V_0$  and  $V_1$ , the current  $I$  through that capacitor can be defined as:

$$I = C \frac{dV}{dt} = I_0 + I_1; (Eq.1) \quad C \approx C_0 + \frac{dC_0}{dV} V_1; (Eq.2) \quad C_0 \frac{dV_1}{dt} + \frac{dC_0}{dV} \frac{dV_0}{dt} V_1 = I_1; (Eq.3) \quad \frac{dC_0}{dV} \frac{dV_0}{dt} = G_0; (Eq.4)$$

whereas  $I_0$  and  $I_1$  are small and large amplitude current parts. Linearizing  $C$  yields Eq.2. Inserting this  $C$  in Eq.1) and eliminating the second order terms yields Eq.3.

The part  $G_0$  from Eq.4 is a DC conductance (current) via capacitor which is **unphysical**.

$$Q_g = aV_{gs}^2 + bV_{gs} * V_{gd} + cV_{gd}^2 (Eq.5) \quad i_g = \frac{dQ_g}{dV_{gs}} \frac{dV_{gs}}{dt} + \frac{dQ_g}{dV_{gd}} \frac{dV_{gd}}{dt}; (Eq.6)$$

## 2 Charge implementation, will not produce DC Current via Cap.- we multiply with $j \omega$ , and for $\omega=0$ , $I_{cap}=0$

For example, if the total charge  $Q_g$  is Eq.5(linear combination), the total gate current will be Eq.6. Assuming  $V_{gs} = e \sin(\omega t)$  and  $V_{gd} = f \cos(\omega t)$  ( $e$  and  $f$  are constants) yields Eq.7 whereas  $\omega$  is the radian frequency and  $A = a.e^2 - c.f^2$  and  $B = b.e.f$ .

The current is **purely capacitive** and does not have any DC component, **at  $\omega=0$ ,  $I_g=0$** .




$$i_g = \omega (A \sin(2\omega t) + B \cos(2\omega t)); (Eq.7) \quad C_{gs}(V_{gs}, V_{ds}) = \left. \frac{dQ_g}{dV_{gs}} \right|_{(V_{ds} = const)}; (Eq.8)$$

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**




# Comparison in ADS: Cap, Cgs, Cgd calculated<sup>30</sup> from Charge and Cap implementations:

I. Angelov






**FORCED CHARGE CONSERVATION for Cap. Impl.**  
DC current component arising from the violation of the charge conservation is blocked with DC block. But, DC current is generated, so HB calculation will be influenced. The inductor allows DC current to flow **without disturbing the input circuit**. Though, the DC current we hide, will influence the PAD, waveforms etc.



## Igs with Cap Implementation

Waveforms for Charge&Cap similar, but not equal.

Cap current is the same order as diode current. Harmonics are correct from the charge implementation!



1-st harmonic, Charge&cap, 2-nd harmonic Charge&Cap, 3-rd Charge&Cap

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# Mixed Charge-Current (MCC) Implementation

**MCC**- 1Charges are derived the usual way :Integrating the capacitance with terminal voltage, remote voltage parameter.

$$Q_{gs} = f_{2r}(V_{ds}). \int C_{gs}(V_{gs}) * dV_{gs}; \quad Q_{gs} = f_{2r} * f_{11}; \quad Q_{gd} = f_{3r}(V_{ds}). \int C_{gd}(V_{gd}) * dV_{gd}; \quad Q_{gd} = f_{3r} * f_{44}$$

The constants of the integration are  $Q_{gs0}$  and  $Q_{gd0}$ . When terminal voltage is 0(short circuit), charge is 0.

**2-Calculate time derivative for Terminal charges:**  $f_{11}; f_{44}; Eq.5a, 7a$ (multiplying with  $j\omega$ )

$$f_{11} = C_{gs0} ( V_{gs} + \text{Log}[\text{Cosh}[P_{10} + P_{11} V_{gs}]] / P_{11} ) (Eq5a)$$

$$f_{44} = C_{gd0} ( V_{gd} + \text{Log}[\text{Cosh}[P_{40} + P_{41} V_{gd}]] / P_{41} ) * (Eq7a)$$

$$f_{2r} = (1 + \text{Tanh}[P_{20} + P_{21} V_{ds}]) (Eq5b) + C_{gs\pi} . V_{gs};$$

$$f_{3r} = (1 + \text{Tanh}[P_{30} - P_{31} V_{ds}]) (Eq7b) + C_{gd\pi} V_{gd};$$

$$Q_{gs0} = C_{gs0} ( \text{Log}[\text{Cosh}[P_{10}]] / P_{11} ) (1 + \text{Tanh}[P_{20} + P_{21} . V_{ds}]);$$

$$Q_{gd0} = C_{gd0} ( \text{Log}[\text{Cosh}[P_{40}]] / P_{41} ) (1 + \text{Tanh}[P_{30} - P_{31} V_{ds}]);$$

$$Q_{gst} = Q_{gs} - Q_{gs0}; \quad C_{gs} = D[Q_{gst}, V_{gs}] \quad (Eq6)$$

$$Q_{gdt} = Q_{gd} - Q_{gd0}; \quad C_{gd} = D[Q_{gdt}, V_{gd}] \quad (Eq8)$$

**3 Resulting terminal, cap. current is multiplied** with remote voltage dependences  $f_{2}, f_{3}$   $f_{2}$ -Eq.5b,  $f_{3}$ -7b to get the node currents Eq.9, 10.

$$I(g_{di}, d_i) <+ ddt(Q_{gd}) * (f_{3r}) - Q_{gd0} * f_{3r}; (Eq9)$$

$$I(g_{si}, s_i) <+ ddt(Q_{gs}) * (f_{2r}) - Q_{gs0} * f_{2r}; (Eq10)$$

**This procedure can be used to implement capacitances dependent on several remote voltages.**

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



## The ideal case:

- 1 Small Signal analysis-** results coincide with Capacitance type Implementation. We should compare imaginary parts  $Y_{11}, Y_{12}, Y_{22}$ .
- 2 Large Signal Analysis** -results coincide with the Charge type Implementation. We should look at the Output Power, Harmonics, PAD etc.
- 3 The DC current via capacitances is 0 or very small.**

The radical solution is to use charges, but to make the CAD tool calculate analytically partial derivative of the charge for SS. I.e. calculate capacitances and use Cap. in the SS analysis.




For HB charges are used directly to get currents. This is easy to arrange for default models- you provide equations for the charges and capacitances (ADS)






# Cap Implementation 6-Mixed Charge-Current: Results

I. Angelov




Difference is very small < 2%

DimagY12max  
indep(DimagY12max)=-0.2000  
plot\_vs(DimagY12, VGS)=-0.099  
freq=4.000000GHz, VDS=12.000000  
DimahY11max  
indep(DimahY11max)=-10.0000  
plot\_vs(DimahY11, VGS)=2.153  
freq=4.000000GHz, VDS=12.000000




Eqn DimagY12=100\*(imag(Y(1,2))-imag(Y(9,10)))/imag(Y(1,2))  
Eqn DimagY11=100\*(imag(Y(1,1))-imag(Y(9,9)))/imag(Y(1,1))

Imaginary Y11, Y12 vs. Vgs and Y12 vs. Vds for different implementation, Cap, MCC-Verilog, MCC SDD



Igcap=10^-4A  
IgMCC=10-14A  
IgCharge=10-28A

Igcapdef  
Vgs=-0.700  
mag(real(igcapdef.i[::,0]))=1.682E-4  
IgVerMCC  
Vgs=-0.700  
real(igVcharge.i[::,0])=-4.941E-13  
IgMCCSDD  
Vgs=-0.700  
real(igSDD3.i[::,0])=-1.163E-14



PS: Charge model, MCC Verilog, MCC SDD; Generated Ig for different implementations  
Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET  
MOS-AK Baltimore Dec9



## Dispersion Modelling Implementation

I. Angelov


1 **Simple**  $R_c, C_{rf}$  at the output, usually implemented in CAD tools

$R_c$  is bias dependent!  $R_{c1} = R_{cmin} + R_c / (1 + \tan p)$

2 **Back-gate Approach:** (J. Conger, A. Peczalski, M. Shur, SC, Vol. 29, No.1), ADS2009

3 **Physical Approach:** (K. Kunihiro, Y. Ohno, ED, Vol. 43, No. 9)

4 Device is symmetric  $\rightarrow$  input ( $R_{cin}, C_{rfin}$ )-output dispersion,  $R_c, C_{rf}$




**Extended EC for dispersion Modelling**—combined  $R_c$  and **back-gate:5 par.**



# Model Parameters tot. 69

I.Angelov

**GaN**  
**Ids parameters-12**  
**Cap parameters-15**  
**Thermal parameters-8**  
**Breakdown-7**  
**Igs-3**



FETGaN2

FET1

Idsmod=1

Ipk0=0.61 A

Vpks=-2.4 V

DVpks=0.5 V

P1=0.62

P2=-0.03

P3=0.05

Alphas=0.1

Alphas=0.7

lambda=0.02

Lvg=0.000

B1=0.08

B2=3.0

Cds=800 fF

Cgs=3500 fF

Cgspi=615 fF

Cgdpi=200 fF

Cgd0=376 fF

Cgdpe=8 fF

P10=0.48

P11=0.25

P20=0.03

P21=0.21

P30=0.03

P31=0.21

P40=0.48

P41=0.25

P111=0.008

Rtherm=8.5 Ohm

Ctherm=0.001 F

TcIpk0=-0.004

TcP1=-0.0025

TcRs=+0.0002

TcCgs0=+0.002

TcCgd0=+0.002

TcCrf=+0.002

TcRtherm=0.005

Tamb=25

jj=0.0005 A

Pg=15.2

Vjg=0.9 V

Rg=2.5 Ohm

Ri=2.5 Ohm

Rs=0.88 Ohm

Rd=1.55 Ohm

## Parasitics&package

Rd2=0 Ohm

Rgd=5 Ohm

Rgdleak=1 GOhm

Rgsleak=1 GOhm

TcCgd0=+0.002

Lg=100 pH

Ld=100 pH

Ls=8.8 pH

Rcmin=0.4 kOhm

Rc=10 kOhm

Crf=100 fF

Kbgate=0.01

Crfin=20 fF

Rcin=500 kOhm

Rdel=2 kOhm

Cdel=2 fF

Lsb0=0.05

Vbdrain=60 V

Ebd=0.3

Vsb2=0 V

Kbdgate=0.0001

Vbdgs=10 V

Vbdgd=50 V

Pbdg=0.45

tau=2 psec

## New in the GaN model implemented in VerilogA , ADS 2009:

1  $f_1(\Psi)=1+\text{Tanh}[\text{Sinh}(P1.Vgs)]$

2  $R_d$  and  $R_s$  are Bias(  $R_{d2}$ ) and Temperature Dependent ( $T_cR_s$ ),  
 $R_{sbdep}=R_s*(1+R_{d2}*(1+\text{tanh}(\Psi)))$ ;  $R_{dbdep}=R_d*(1+R_{d2}*(1+\text{tanh}(\Psi)))$ ;  
 $R_{sbdepT}=R_{sbdep}*(1+T_cR_s*DTj)$ ;  $R_{dbdepT}=R_{dbdep}*(1+T_cR_s*DTj)$ ;

3 Delay:  $R_{del}$ ,  $C_{del}$ , 4 Backgate dispersion- $K_{bgate}$


5 Breakdown for GS,GD Junctions:  $K_{bdgate}$ ,  $V_{bdgs}$ ,  $V_{bdgd}$ ,  $P_{bdg}$

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



## Spar. Measurements & FIT.

I.Angelov



AIGaN/GaN HEMT SiC FET. Measured and modelled Spar.

**For LS model, it is important to look for the global fit.**

**For harmonics, DC and Spar fit is not enough!!!**

**Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET**



# Importance of Correct Derivatives

I. Angelov

For LS & Harmonics modelling we need correct derivatives

Self-Heating, Dispersion, Memory effects, complicate the picture.

DC data for  $I_{ds}$  harmonics are often noisy! Solution:

1 Power Spectrum evaluation (PS);

2 Load Pull or LSNA or Combined Load Pull & LSNA Evaluation!!





Example:

we change the shape of  $I_{ds}$  at pinch-off, i.e.

$P3=0.2$  to

$P3=0.5$  in  $I_{ds}$  parameters.

Change <2% for  $I_{ds}$ ,  
4-7 dB in harmonics!




Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET



# PS Measurements-Harmonics vs. Vgs


I.Angelov



Pin,RF freq, Vds Constant.

- 1) RF- Low Freq.> current source
  - 2) RF-High Freq.> capacitances
- Spectrum analyzer(SA) or ScalarNA(SNA) or Power meter with diplexer filter.**

- 1 Calibrate the input power (Pin=10 dBm for SiC and GaN) at the device terminal for fund. and harmonics.
- 2 Calibrate losses of output cables,diplexer, SA(orSNA);Keep attenuators directly at the bias tee, close to DUT!!!
- 3 Measure 1,2,3 harmonics sweeping Vgs(10pts), for several Vds (Vds=0.2; 8V, 16V, 24V for GaN, SiC)



Measured and modeled PS GaN 200 um  
 $f_{1b}(V_{gs})=1+\text{Tanh}(\text{Sinh}(P1.V_{gs}))$

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**






# Combined LSNA & Load-Pull Measurements- best approach for Device and LS evaluation!

Voltages & Harmonics extracted from the waveforms at the device terminal!

**LSNA & Load Pull > better understanding of device behavior at high frequency!**

(Ref: On the modeling of High Frequency& High Power Limitations of FET, INMMIC, Rome)






For the same input power 10 dBm:

12GHz>Pout=16.4 dBm

18GHz>Pout=14 dBm

2GHz >Pout=27 dBm



The reason for the power decrease: we do not reach at high frequency the DC (Low Frequency)

Knee: 2GHz Vmin=0.8V(DCKnee GaAs)

12GHz Vmin=4.5V

18GHz Vmin=6.3V

**The high frequency IV slump is modeled with the gate control network Rdel,Cdel**

**Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET**



# Empirical & Table Based (ETB) LS Model


ETB: Modeling Complicated IV & Cap shapes. **Empirical model serves as spline function.** Combine the best of Empirical and Table Based Models

**Complicated data (parts of the model) loaded using data set.** High accuracy and good description of harmonics and good convergence. Significant reduction of required measured points(100-200 OK). **Easy to extrapolate out of the measured range.**


## ETB LSM FET

$$I = I_{pk0} \cdot \tanh(\alpha_{table}) (1 + \tanh(P1 \cdot \psi_{table})) (1 + \lambda_{table})$$

- 1 Difficult to model parameters replaced with table data.
2. Good convergence and infinite number of derivatives.
- 3. User access to technologically & mounting dependent parameters: Ipk0, Vpk, P1, Ron, Rtherm, Ctherm etc.**



DataAccessComponent  
 DAC\_psi  
 File="psi3.citi"  
 Type=CITfile  
 InterpMode=Linear  
 InterpDom=Rectangular  
 ExtrapMode=Interpolation Mode  
 iVar1="VCE"  
 iVal1=\_v8  
 iVar2="VBE"  
 iVal2=\_v7



DataAccessComponent  
 DAC\_lambda  
 File="lambda1.citi"  
 Type=CITfile  
 InterpMode=Linear  
 InterpDom=Rectangular  
 ExtrapMode=Interpolation Mode  
 iVar1="VCE"  
 iVal1=\_v8  
 iVar2="VBE"  
 iVal2=\_v7

Complicated Ids(Vgs)

Complicated Ids(Vds)

- 1 ETB FET (MTTS 1999 pp. 2350)
- 2 ETB HBT (EUMC 2004 pp. 229)
- 3 ETB FET (Wiley Int. J. of RF and Microwave Computer-Aided Engineering Vol.14, No. 2, 2004, pp. 122, Johnson *et al.*)

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET





## It is Time to Integrate Circuit, Physical Models!

Now, we can trust Physical, Circuit models  
and we can try to integrate them:

**1 Circuit designers can create the ideal transistor for their application.**

**2 Using Physical models, we can design the device for the specific application.**

**3 Measurements & Circuit models provide feedback to improve device.**

**4. Everything made on Si -> GaN, GaAs?**


---

**Compact, Equivalent Circuit Models for GaN, SiC,  
GaAs and CMOS FET**




# CMOS Large Signal Model


I. Angelov




**Ids, Gm shape similar for CMOS, GaAs MESFET. CMOS-Ids exponential for small currents**



Ids vs. Vgs



Measured and modeled IV




**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**




# EC CMOS-Bulk influence:

I.Angelov



Simplified EC CMOS  
GaAs and CMOS EC similar



Equivalent Circuit including  
Self-heating, Bulk &  
Bias dependent Dispersion  
 $R_{c1} = R_{cmin} + R_c / (1 + \tan \phi)$

**Different is: Bulk influence:**  
RC Branches: Gate-Bulk, Drain-Bulk, Source-Bulk.

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Ids Equations CMOS- symmetric

I.Angelov

A symmetric equation for  $I_{ds}$  for accurate modeling for positive and negative  $V_{ds}$ .  
 To obtain this:  $I_{ds} = I_{dsp} - I_{dsn}$ ;  $V_{gs}$  and  $V_{gd}$  control  $I_{ds}$  :

$$I_{ds} = I_{dsp} - I_{dsn}$$

$$I_{dsp} = I_{pk} (1 + \tanh(\psi_p)) (1 + \tanh(\alpha_p V_{ds}))$$

$$(1 + \lambda_p V_{ds} + \lambda_{1p} \exp(((V_{ds} / V_{kn}) - 1)))$$

$$I_{dsn} = I_{pk} (1 + \tanh(\psi_n)) (1 + \tanh(\alpha_n V_{ds}))$$

$$(1 - \lambda_n V_{ds} - \lambda_{1n} \exp(((V_{ds} / V_{kn}) - 1)))$$

$$\psi_p = P_{1m} (V_{gs} - V_{pk}) + P_{2m} (V_{gs} - V_{pk})^2 + P_{3m} (V_{gs} - V_{pk})^3$$

$$\psi_n = P_{1m} (V_{gd} - V_{pk}) + P_2 (V_{gd} - V_{pk})^2 + P_3 (V_{gd} - V_{pk})^3$$

$$V_{pk}(V_{ds}) = V_{pks} - \Delta V_{pks} + \Delta V_{pks} \tanh(\alpha_s V_{ds})$$

$$P_{im} = P_i * \Delta P_i \tanh(\alpha_s V_{ds})$$

$$\lambda_i = \lambda - \Delta \lambda \tanh(\psi)$$

$$\alpha_p = \alpha_r + \alpha_s [1 + \tanh(\psi_p)]; \alpha_n = \alpha_r + \alpha_s [1 + \tanh(\psi_n)]$$

This term provides exponential dependence

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Cap Equations CMOS

I.Angelov

## CMOS Cap shape & equations different from GaAs FET!

Defined  $-\infty + \infty$ ; Infinite numbers of derivatives!!!!

$$C_{gs} = C_{gsp} + \frac{C_{gs0} (1 + V_{gs} + P_{10})}{\sqrt{P_{11} + (V_{gs} - P_{10})^2}} (1 + \tanh(P_{20} + P_{21} V_{ds}))$$


$$C_{gd} = C_{gdp} + \frac{C_{gd0} (1 + V_{gs} + P_{40})}{\sqrt{P_{41} + (V_{gd} - P_{40})^2}} (1 + \tanh(P_{30} - P_{31} V_{ds}))$$

$$I_{gsc} = C_{gs} \frac{\partial V_{gs}}{\partial t}; I_{gdc} = C_{gd} \frac{\partial V_{gd}}{\partial t}$$

Cap parameters:

$C_{gsp}, C_{gs0}; P_{10}, P_{11}, P_{20}, P_{21}$

$C_{gdp}, C_{gd0}; P_{40}, P_{41}, P_{30}, P_{31}$



Implementation Cap:

- 1 Calculated the capacitances
- 2 Calculate DVgs/dt, DVgd/dt
- 3 Calculate current via Cap.

Forced charge conservation for Idc=0 via cap ( use DCblock, Dcfeed!)



CMOS Capacitances implemented in ADS

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**











# FET examples: FIN FET – LS model similar to CMOS

I. Angelov



Measured and modelled IV (FINFET 36 um tot. gate size) ADS



Measured and modeled S-parameters, ADS


## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET




## LS implementation of Pospiezalski Noise Model

Main Noise Contributor is high gate resistance!!!


I. Angelov



Original SS Pospiezalski Noise model is accurate, because it is using directly derivatives  $G_m, G_{ds}$  in the noise calculations and fit for SS equivalent circuit is usually very good.



Measured & modelled minimum NF vs. Freq.



Measured and modelled NF at 20 GHz

Noise parameters: **4 RF+6 LFN**

**$T_d, T_g, T_{d1}, I_{dmin}$**

LF noise:  **$KLF1, KLF2, F_{fe}, f_{gr}, K_f, A_f$**

Work to be done to reduce  $R_g$  to improve the noise.

$$I_{dn1} = \text{abs}(I_{ds}) + \text{abs}(I_{gs}); T_{di} = T_d * (1 + \tanh(\text{abs}(V_{ds} - V_{kn})))$$

$$PP_{out} = L_w * 4 * K_b * T_{amb} * K * \text{abs}(\text{sqrt}((T_{di}/T_{amb}) * I_{dn1} + T_{d1} * (I_{dn1} - I_{dnmin})^2))^2 * (1 + KLFO)$$

$$KLFO = KLF1 * (1 / (1 + \text{freq}^{F_{fe}}) + KLF2 / (1 + (\text{freq}/f_{gr})^2))$$

$$I_{gs\_NoiseSqr} = 2 * q_e * I_{gs} * \text{delta}F + K_f * (I_{gs}^{A_f}) / (\text{freq}^{F_{fe}} * \text{delta}F)$$

$$I_{gd\_NoiseSqr} = 2 * q_e * I_{gd} * \text{delta}F + K_f * (I_{gd}^{A_f}) / (\text{freq}^{F_{fe}} * \text{delta}F)$$

$$T_g R_i = T_g * (1 + \text{tanp}) * \tanh(\text{alphap} * V_{ds}) * (1 + \text{lambda} * V_{ds})$$

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**



# Conclusions

I.Angelov

A general purpose large-signal modeling approach was proposed, implemented in CAD tools and experimentally evaluated. Models show good accuracy and stable behavior in HB simulations.

## Acknowledgements

•SSF, Sweden

**Colleagues : C. Fager, K. Andersson, M. Ferndahl,, H. Zirath, N. Rorsman, D. Schreurs, M. Mierzwinski, A. Inoue, K. Kanaya, S. Maas, W. Curtice for the help and valuable discussions. S.D.GL.**

**Thank you for your attention!**

**Meyer's Law, part of Murphy's LAW:**

**It is a simple task to make things complex, but a complex task to make them simple.**

## Questions?

---

**Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET**





# References

- [1] S. Maas, *Nonlinear Microwave and RF circuits*, Artech House 2003.
- [2] R. Anholt, "Electrical and Thermal Characterization of MESFETs, HEMTs, and HBTs," Artech House, 1995.
- [3] L. D. Nguyen, L. Larson, U. Mishra "Ultra-High-Speed MODFET: A Tutorial Review", *Proceedings of the IEEE*, Vol.80, N4, 1992, pp.494
- [4] H. Rohdin, P. Roblin, "A MODFET DC Model with Improved Pinch off and Saturation Characteristics" *IEEE Trans ED*, Vol. ED-33, N5, 1986, pp.664-672.
- [5] R. Johnoson, B. Johnsohn, A. Bjad, "A Unified Physical DC and AC MESFET Model for Circuit Simulation and Device Modeling" *IEEE trans ED*, Vol. ED-34,N9,1987, pp.1965-1971.
- [6] M. Weiss, D. Pavlidis, "The Influence of Device Physical Parameters on HEMT Large-Signal Characteristics", *IEEE Trans. MTT*, Vol-36, N2, 1988, pp.239-244.
- [7] C. Rauscher, H. A. Willing, "Simulation of Nonlinear Microwave FET Performance Using a Quasi-Static Model," *IEEE Trans. MTT.*, vol. MTT-27, no. 10, pp. 834-840, Oct. 1979.
- [8] W. Curtice, "A MESFET Model for Use in the Design of GaAs Integrated Circuit," *MTT.*, vol. 28, no. 5, pp. 448-455, 1980.
- [9] A. Materka and T. Kacprzak, "Computer Calculation of Large-Signal GaAs FET Amplifiers Characteristics," *IEEE Trans. MTT.*, vol. 33, no. 2, pp. 129-135, 1985.
- [10] T. Brazil, "A universal Large-Signal Equivalent Circuit Model for the GaAs MESFET," *Proc. 21st EuMC*, pp. 921-926, 1991
- [11] G. Dambrine and A. Cappy, "A new Method for Determining the FET Small-Signal Equivalent Circuit", *IEEE Trans. MTT*, vol. 36, pp. 1151-1159, July 1988.
- [12] Berroth, M.; Bosch, R.; High-frequency equivalent circuit of GaAs FETs for large-signal applications *MTT* Vol.39, Issue 2, Feb. 1991 pp: 224 - 229
- [13] Berroth, M.; Bosch R. "Broad-band determination of the FET small-signal equivalent circuit" *MTT*, Vol.38, N7, July 1990 pp: 891 - 895
- [14] M. Ferndahl et al., "A general statistical equivalent-circuit-based de-embedding procedure for high-frequency measurements," *IEEE Trans. MTT.*, vol.56, n 12, 2008, pp.2962-2700
- [15] D. Root, B. Hughes, "Principles of nonlinear active device modeling for circuit simulation", #2 Automatic radio Frequency Technique Group Conf. ,Dec 1988
- [16] D. Root, S. Fan, J. Meyer, "Technology-Independent Large-Signal FET Models: A Measurement-Based Approach to Active Device Modeling, 15 ARMMS Conf, Bath UK Sept. 1991.
- [17] D. Root, "Measurement-based mathematical active device modeling for high frequency circuit simulation," *IEICE Trans. Electron.*, vol. E82-C, no. 6, pp. 924-936, June 1999
- [18] D. Root ; Nonlinear charge modeling for FET large-signal simulation and its importance for IP3 and ACPR in communication Circuits and Systems, MWSCAS 2001. Proc.4th IEEE Midwest Symp.Vol. 2, 14-17 pp.768 - 772
- [19] R. B. Hallgren "TOM3 Capacitance Model: Linking Large- and Small-signal MESFET Models in SPICE," *MTT*, vol.47, n5, pp. 556 (May, 1999).
- [20] R. J. Trew, "MESFET Models for Microwave CAD Applications," *Microwave and Millimeter-Wave CAE*, vol. 1, no. 2, pp. 143-158, April 1991.
- [21] J. P. Teysier at all, "A new Nonlinear I(V) Model for FET Devices Including Breakdown Effects," *IEEE Microwave and Guided Wave Letters*, vol. 4, no.4, pp.104-107, April 1994.
- [22] K. Kunihiro, Y. Ohno, "A Large-Signal Equivalent Circuit Model for Substrate-Induced Drain-Lag Phenomena in HJFET's" *IEEE Trans. ED*, Vol.43, N9, 1996, pp.1336-1342.
- [23] J. Conger, A. Peczalski, M. Shur, "Modeling Frequency Dependence of GaAs MESFET Characteristics" *IEEE Journal of Solid State Circuits*, Vol. 29, N1, 1994 pp. 71-76
- [24] Scheinberg, N.; Bayruns "A low-frequency GaAs MESFET circuit model", *Solid-State Circuits*, *IEEE Journal of*, Volume: 23 , Issue: 2 , April 1988, pp. 605 - 608
- [25] Canfield, P. Modelling of frequency and temperature effects in GaAs MESFETs"; *Solid-State Circuits*, *IEEE Journal of*, Volume: 25, Issue: 1, Feb. 1990, pp. 299 - 306
- [26] M. Lee at all "A Self-back-gating GaAs MESFET model for Low-Frequency anomalies", *IEEE Trans. on ED*, Vol.37, N.10 Oct., pp.2148-2157.
- [27] C. Camacho-Penalosa and C. Aitchison, "Modeling Frequency Dependence of Output Impedance of a Microwave MESFET at Low Frequencies," *Electronics Letters*, Vol. 21, N 12, pp. 528-529, June 1985
- [28] J. Reynoso-Hernandez and J. Graffeuil, "Output Conductance Frequency Dispersion and Low-Frequency Noise in HEMT's and MESFET's," *MTT-37*, n. 9, pp. 1478-1481, Sept. 1989.
- [29] P. Ladbroke, S. Blight, "Low-Field Low-Frequency Dispersion of Transconductance in GaAs MESFETs with Implication for Other Rate-Dependent Anomalies," *IEEE Trans. ED-35*, no. 3, pp. 257, March 1988.
- [30] G. Kompa, "Modeling of Dispersive Microwave FET Devices Using a Quasi-Static Approach," *Int. Journal of Microwave and Millimeter-Wave Computer-Aided Engineering*, vol. 5, No 3, pp.173-194, 1995
- [31] M. Paggi at all "Nonlinear GaAs MESFET Modeling Using Pulsed Gate Measurements," *IEEE Trans. MTT-36*, no. 12, pp. 1593-1597, Dec. 1988.
- [32] J. P. Teysier at all "A Pulsed S-parameter Measurement set-up for the nonlinear characterization of FETs and Bipolar Transistors," *Proc. 23rd EuMC*, pp. 489, Madrid, 1993.
- [33] J. M. Lopez at al., "Design Optimization of AlInAs-GaN HEMTs for High Frequency Applications!", *IEEE Trans. ED*, vol 51, n 4, April 2004, pp. 521-528
- [34] J. Bandler at all "Efficient Large-Signal FET Parameter Extraction Using Harmonics," *MTT-37*, no. 12, pp. 2099-2108, Dec. 1989.
- [35] Angelov at all. Extensions of the Chalmers Nonlinear HEMT and MESFET model, *MTT*, Vol. 46, N 11, Oct. 1996, pp.1664-1674.
- [36] Angelov, H. Zirath, N. Rorsman, "Validation of a nonlinear HEMT model by Power Spectrum Characteristics," *IEEE MTTs Digest*, pp.1571-1574, 1994.
- [37] Angelov A. Inoue, T. Hirayama, D. Schreurs, J. Verspecht "On the Modelling of High Frequency & High Power Limitations of FETs INMMIC Rome 2004
- [38] Angelov at all " On the large-signal modelling of AlGaIn/GaN HEMTs and SiC MESFETs, EGAAS 2005 pp.309 - 312
- [39] Angelov at all "Large-signal modelling and comparison of AlGaIn/GaN HEMTs and SiC MESFETs", 2006. APMC 2006 pp:279 - 282
- [40] ADS, MO, Ansoft Designer user manuals
- [41] Angelov at all "An empirical table-based FET model" *MTT*, Vol. 47, N12, Dec. 1999 pp:2350 - 2357
- [42] Angelov at all "An Empirical Table Based HBT large signal model"; *EUUMC*, 2004, 34 Vol. 1, 11-15 Pp:229 - 232
- [43] Angelov at all "CMOS large signal model for CAD.," *Microwave Symposium Digest*, 2003 Vol. 2, 8-13 June 2003 pp:643 - 646
- [44] Angelov at all "CMOS Large Signal and RF Noise Model for CAD, *EUUMC*, 2006. Sept. 2006 Pp.217 - 220
- [45] Johnson at all "Generalized nonlinear FET/HEMT modeling (p 122-133) *Wiley International Journal of RF and Microwave Computer-Aided Engineering* Vol.14, No. 2, 2004, pp. 122
- [46] S. Gunnarsson at all " 220 GHz (G-Band) Microstrip MMIC Single-Ended Resistive Mixer ; *Microwave and Wireless Components Letters*, *IEEE Volume 18*, Issue 3, March 2008 pp.215 - 217
- [47] S. Gunnarsson at all "A 220 GHz Single-Chip Receiver MMIC With Integrated Antenna ; *Microwave and Wireless Components Letters*, *IEEE Volume 18*, Issue 4, April 2008 pp:284 - 286
- [48] S. Gunnarsson at all; "A G-band (140 - 220 GHz) microstrip MMIC mixer operating in both resistive and drain-pumped mode , *IEEE MTT-S 2008* pp 407 - 410
- [49] T. Oishi, H. Otsuka, K. Yamanaka, Y. Hirano, I. Angelov Semi-physical nonlinear model for HEMTs with simple equations *INMMIC 2010 Göteborg*

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET




# Linear Scaling CMOS

I.Angelov

$l_{pk0} = l_{pk0w} * W_{tot}$   
 $C_{ds} = C_{dsw} * (W_{tot} + 0.05)$   
 $C_{gs_{pi}} = C_{gs_{piw}} * (W_{tot} + 0.01)$   
 $C_{gs0} = C_{gs0w} * (W_{tot} + 0.01)$   
 $C_{gd_{pi}} = C_{gd_{piw}} * (W_{tot} + 0.01)$   
 $C_{gd0} = C_{gd0w} * (W_{tot} + 0.01)$   
 $C_{gd_{pe}} = C_{gd_{pew}} * (W_{tot} + 0.01)$   
 $R_g = 0.01 + R_{gw} / W_{tot}$   
 $R_i = 0.01 + R_{iw} / W_{tot}$   
 $R_s = 0.01 + R_{sw} / W_{tot}$   
 $R_d = 0.01 + R_{dw} / W_{tot}$   
 $R_{gd} = 0.01 + R_{gdw} / W_{tot}$   
 $R_{therm} = 0.01 + R_{thermw} / W_{tot}$   
 $L_g = 2 \text{ pH} + L_{gw}$   
 $L_d = 2 \text{ pH} + L_{dw}$

$L_s = 2 \text{ pH} + L_{sw}$   
 $l_j = l_{jw} * W_{tot}$   
 $R_{gbulk} = R_{gbulkw} * W_{tot}$   
 $R_{dbulk} = R_{dbulkw} * W_{tot}$   
 $R_{sbulk} = R_{sbulkw} * W_{tot}$   
 $R_{cmin} = R_{cminw} * W_{tot}$   
 $W_{tot} = N_{fing} * W_{fing} * 1000$   
 $W_{tot1} = N_{fing} * W_{fing} * L_{fing}$

**Scaling Parameters:**  
 **$N_{fing}, W_{fing}, L_{fing}, G_{cont}, L_{gate}$**   
**Tot. number of model parameters, including self-heating, dispersion and scaling: 70**



MOSscaled2x20n1 CMOS1

$l_{dsmod} = 1$	$L_{vg2} = -0.00015$	$P_{21} = 0.32$	$L_{sw} = 15 \text{ pH}$	$R_{sbulkw} = 1.7 \text{ kOhm}$
$l_{pk0w} = 1.1 \text{ A}$	$B_1 = 0.1$	$P_{30} = 0$	$L_{dw} = 28 \text{ pH}$	$R_{cminw} = 200 \text{ Ohm}$
$V_{pks} = 0.955 \text{ V}$	$B_2 = 3.7$	$P_{31} = 0.32$	$R_{thermw} = 1.0 \text{ Ohm}$	$R_c = 5 \text{ kOhm}$
$DV_{pks} = 0.052 \text{ V}$	$L_{sb0} = 0$	$P_{40} = 0.02$	$C_{therm} = 0.01 \text{ F}$	$N_{fing} = 2$
$P_1 = 2.14$	$V_{tr} = 3.0 \text{ V}$	$P_{41} = 1.45$	$T_c l_{pk0} = 0.001$	$W_{fing} = 10 \text{ um}$
$P_2 = +0.07$	$V_{sb2} = 0 \text{ V}$	$P_{111} = 0.0001$	$T_c P_1 = -0.001$	$L_{fing} = 0.12 \text{ um}$
$P_3 = 0.40$	$C_{dsw} = 100 \text{ fF}$	$V_{jg} = 0.90 \text{ V}$	$T_c C_{gs0} = 0.001$	$G_{cont} = 1$
$P_5 = 0$	$C_{gs_{piw}} = 50 \text{ fF}$	$l_{jw} = 0.5e-8 \text{ A}$	$T_c C_{gd0} = 0.001$	$\tau_{aum} = 0.39 \text{ psec}$
$\alpha_{phar} = 0.40$	$C_{gs0w} = 500 \text{ fF}$	$P_g = 2$	$T_c L_{sb0} = 0.001$	$C_{rf} = 1 \text{ pF}$
$\alpha_{phas} = 2.68$	$C_{gd_{piw}} = 50 \text{ fF}$	$R_{gw} = 0.5 \text{ Ohm}$	$T_{amb} = 25$	$R_{cin} = 300 \text{ kOhm}$
$\alpha_{phV} = 2.68$	$C_{gd0w} = 500 \text{ fF}$	$R_{iw} = 0.1 \text{ Ohm}$	$C_{gbulk} = 5 \text{ fF}$	$R_{cfin} = 15 \text{ fF}$
$V_k = 0.758$	$C_{gd_{pew}} = 50 \text{ fF}$	$R_{sw} = 0.05 \text{ Ohm}$	$C_{dbulk} = 5 \text{ fF}$	
$\lambda = 0.051$	$P_{10} = 0.02$	$R_{dw} = 0.1 \text{ Ohm}$	$C_{sbulk} = 15 \text{ fF}$	
$\lambda_{da2} = 0.0003$	$P_{11} = 1.45$	$R_{gdw} = 0.1 \text{ Ohm}$	$R_{gbulkw} = 2.3 \text{ kOhm}$	
$L_{vg} = 0.0015$	$P_{20} = 0$	$L_{gw} = 16 \text{ pH}$	$R_{dbulkw} = 1.2 \text{ kOhm}$	

**ADS Implimentation**

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET



# Circuit <>FET model<>Physical models<>Device Design

## Example: 1mm FET: Pout & Harmonics

I.Angelov

Examples :Application oriented  $P1=Gm/lpk$ :

- a) High  $Gm/lpk$ ;  $P1 > 4$  high gain, but non-linear
- b) Low  $P1 < 1$  Low gain, but Linear

**a) High Gain HEMT  $P1=5$**

$V_{pk}=0.21$ ;  $l_{pk0}=0.3A$ ;  $l_{chan}=0.6A$ ;


**for  $I_{ds}=10mA$ ,  $g_m=50ms$ !!**

**Very good for Small Signal, Low Noise & High Gain!**


**$P1_{out}=29 dBm$ ; but strong harmonics-**

**$P2h=10 dBm$ , Very Good for Multipliers!**

Triquint HEMT;  $P1=29dBm$   $P2=10dBm$ ;  $P3=10 dBm$   
 $V_{ds}=9V$ ,  $R_{ffreq}=1GHz$ ;  $P_{in}=12 dBm$



WIN HEMT;  $P1_{rf}=30dBm$   $P2_{rf}=-10dBm$ ;  $P3_{rf}=0 dBm$   
 $V_{ds}=3V$ ,  $R_{ffreq}=1GHz$ ;  $P_{in}=5 dBm$



**b) Typical HEMT:  $P1=2.5$**

-  $V_{pk}=-0.5V$ ;  $l_{pk0}=0.24A$ ;  $l_{chan}=0.48A$ ;

**$P1_{out}=30 dBm$ ;  $P2h=-10 dBm$**

**> Medium Power & Linear**

## Compact, Equivalent Circuit Models for GaN, SiC, GaAs and CMOS FET