

Semiconductor Device Compact Modelling with Ageing Effects

Felix Salfelder

Spring MOS-AK 2017



Motivation

- ▶ Transistors getting smaller
 - ▶ again

Motivation

- ▶ Transistors getting smaller
- ▶ Ageing effects
 - ▶ permanent (HCI)
 - ▶ temporary (BTI)

Motivation

- ▶ Transistors getting smaller
- ▶ Ageing effects
- ▶ Analogue case hardly covered
 - ▶ Digital case well understood
 - ▶ How does that help?

Motivation

- ▶ Transistors getting smaller
- ▶ Ageing effects
- ▶ Analogue case hardly covered
- ▶ Ageing simulation questionable
 - ▶ Vendor specific, blackbox based
 - ▶ Limited flexibility



Motivation

- ▶ Transistors getting smaller
- ▶ Ageing effects
- ▶ Analogue case hardly covered
- ▶ Ageing simulation questionable
- ▶ No compact modelling standard
 - ▶ Hard to create models
 - ▶ On any hierarchy level



Motivation

- ▶ Transistors getting smaller
- ▶ Ageing effects
- ▶ Analogue case hardly covered
- ▶ Ageing simulation questionable
- ▶ No compact modelling standard



A Transistor





A Transistor



A Transistor



A Transistor



Ingredients

- ▶ Material Constitution Model
 - ▶ Stress levels
 - ▶ Ageing processes

Ingredients

- ▶ Material Constitution Model
 - ▶ Stress levels
 - ▶ Ageing processes
- ▶ Component behavioural model
 - ▶ Operating point dependency
 - ▶ Material dependency

Ingredients

- ▶ Material Constitution Model
 - ▶ Stress levels
 - ▶ Ageing processes
- ▶ Component behavioural model
 - ▶ Operating point dependency
 - ▶ Material dependency
- ▶ Compact modelling
 - ▶ Language limitations
 - ▶ ... and workaround

Ingredients


- ▶ Material Constitution Model
 - ▶ Stress levels
 - ▶ Ageing processes
- ▶ Component behavioural model
 - ▶ Operating point dependency
 - ▶ Material dependency
- ▶ Compact modelling
 - ▶ Language limitations
 - ▶ ... and workaround
- ▶ Simulation
 - ▶ Different time scales
 - ▶ Efficient model evaluation

Ingredients

- ▶ Material Constitution Model
 - ▶ Stress levels
 - ▶ Ageing processes
- ▶ Component behavioural model
 - ▶ Operating point dependency
 - ▶ Material dependency
- ▶ Compact modelling
 - ▶ Language limitations
 - ▶ ... and workaround
- ▶ Simulation
 - ▶ Different time scales
 - ▶ Efficient model evaluation
- ▶ Implementation
 - ▶ gnuicap-uf (ageing simulation)
 - ▶ gnuicap-adms (model compiler)


BTI Measurements

- ▶ Stress phase




BTI Measurements

► Stress phase




► Measure phase




BTI Measurements

- ▶ Stress phase




- ▶ Measure phase




- ▶ $\Delta V_{\text{th}} \sim$ trap density

BTI Measurements

- ▶ Stress phase




- ▶ Measure phase



- ▶ $\Delta V_{\text{th}} \sim$ trap density
- ▶ Not as meaningful in analogue circuits.

Dissecting a Transistor Model


- ▶ $|I_{ds}| = K \cdot |V_{gs} - V_{th}|^2$



- ▶ $I_{ds} \sim g \cdot V_{ds}$

Threshold voltage change, conventional model

▶ $|I_{ds}| = K \cdot |V_{gs} - V_{th} - \Delta V_{th}|^2$




▶

▶ $I_{ds} \sim g_{\text{remain}} \cdot V_{ds}$


Conventional Block Based Model

```
.model pfet_aged [...] vt=vt0+dvth
```



Conventional Block Based Model

```
.model pfet_aged [...] vt=vt0+dvth
```



Ageing Processes

- ▶ Map stress wave $L: [0, t] \rightarrow \mathbb{R}$ to ageing state.
- ▶ arithmetically simple (ideally).

Ageing Processes

- ▶ Map stress wave $L: [0, t] \rightarrow \mathbb{R}$ to ageing state.
- ▶ arithmetically simple (ideally).
- ▶ Integrator

$$L \mapsto \int L dt$$


Ageing Processes

- ▶ Map stress wave $L: [0, t] \rightarrow \mathbb{R}$ to ageing state.
- ▶ arithmetically simple (ideally).
- ▶ Integrator
- ▶ Controlled decay process

$$L \mapsto \exp \left(- \int 1/\tau(L(t)) dt \right)$$

Ageing Processes

- ▶ Map stress wave $L: [0, t] \rightarrow \mathbb{R}$ to ageing state.
- ▶ arithmetically simple (ideally).
- ▶ Integrator
- ▶ Controlled decay process
- ▶ Reversely Coupled Decay (RCD) process



Process Based Ageing Effect Model

- ▶ In Verilog-A
 - ▶ additional discipline
 - ▶ no language extension required
 - ▶ .. but extra semantics
 - ▶ transport stress and ageing states

Process Based Ageing Effect Model

- ▶ In Verilog-A
 - ▶ additional discipline
 - ▶ no language extension required
 - ▶ .. but extra semantics
 - ▶ transport stress and ageing states

- ▶ Declaration

```
discipline degradational
    potential Damage;
    flow Stress;
enddiscipline
nature Damage
    units = "1";
    access = State;
endnature
nature Stress
    units = "1";
    access = Level;
endnature
```


Process Based Ageing Effect Model

- ▶ In Verilog-A

- ▶ Declaration

```
discipline degradational [...]
```

- ▶ BTI Subdevice

```
module bti_traps(p, n, d);  
    electrical p, n;        // electrical field  
    degradational d;        // defect density  
    degradational n1, n1;  
    rcd_exp #([...]) rcd1 (p, n, n1);  
    rcd_exp #([...]) rcd2 (p, n, n2);  
    analog begin  
        @ ( initial_step ) begin  
            State(d) <+ 0; // fresh.  
        end  
        State(d) <+ w1*State(n1) + w2*State(n2);  
    end  
endmodule
```

Process Based Ageing Effect Model

- ▶ In Verilog-A

- ▶ Declaration

```
discipline degradational [..]
```

- ▶ BTI Subdevice

```
module bti_traps(p, n, d);  
    [..]  
    rcd_exp #([parameters ..]) rcd1 (p, n, n1);  
    rcd_exp #([parameters ..]) rcd2 (p, n, n2);  
    [..]  
endmodule
```

- ▶ Parameters: machine learning.

Process Based Ageing Effect Model

- ▶ In Verilog-A

- ▶ Declaration

```
discipline degradational [..]
```

- ▶ BTI Subdevice

```
module bti_traps(p, n, d);  
    [..]  
    rcd_exp #([parameters ..]) rcd1 (p, n, n1);  
    rcd_exp #([parameters ..]) rcd2 (p, n, n2);  
    [..]  
endmodule
```

- ▶ Parameters: machine learning.

- ▶ Processes: implemented in/for gnuicap-uf

Full Transistor Model

```
module ageing_mosfet(d, g, s, b);
    electrical d, g, s, b;
    electrical ch;           // channel mid
    degradational a1, a2, a3; // 3 ageing nodes
    bti_traps bti0(s, g, a1);
    bti_traps bti1(ch,g, a2);
    bti_traps bti2(d, g, a3);
    [...]
    analog begin
        ▶ Level(a1) <+ V(g,s);
          Level(a2) <+ V(g,ch);
          Level(a3) <+ V(g,d);

          // channel segmentation
          green = f(V(d), V(g), V(s), V(b)
                  State(a1), State(a2), State(a3));

          I(d,s) += green * V(d,s);
    end
endmodule
```

Full Transistor Model


```
module ageing_mosfet(d, g, s, b);
  electrical d, g, s, b;
  electrical ch;           // channel mid
  degradational a1, a2, a3; // 3 ageing nodes
  bti_traps bti0(s, g, a1);
  bti_traps bti1(ch,g, a2);
  bti_traps bti2(d, g, a3);
  [...]
  analog begin
    Level(a1) <+ V(g,s);
    Level(a2) <+ V(g,ch);
    Level(a3) <+ V(g,d);

    // channel segmentation
    green = f(V(d), V(g), V(s), V(b)
              State(a1), State(a2), State(a3));

    I(d,s) += green * V(d,s);
  end
endmodule
```

Numerical Result

- ▶ Run inverter circuit on sine wave
- ▶ Compute I_{ds}/V_{gs} dc-characteristic



- ▶ Same ΔV_{th} , still different

Thank You.