

# Thermal Network Extraction in Ultra-Thin-Body SOI MOSFETs

Y. S. Chauhan<sup>1,2</sup>, M. A. Karim<sup>2</sup>, A. M. Niknejad<sup>2</sup> and C. C. Hu<sup>2</sup>

<sup>1</sup>Indian Institute of Technology (IIT)  
Kanpur, India

<sup>2</sup>University of California Berkeley, USA



# Outline

- Introduction
- Thermal Network Characterization
- Results
- Other News

# Introduction

- Carrier scattering leads to heat generation
- Dominant at drain end of MOSFET due to high field
- Temperature increase affects device parameters e.g. threshold voltage, mobility etc.

# Power Density and scaling

1971

2,300 transistors in Intel 4004 processor (10 $\mu$ m)

Technology Progress

Technology node

Number of Transistor

1.4 billion transistors in Intel Ivy Bridge 4C (22nm)




Figure : Trend of on chip power density over the past 10 years. Solid line marks an exponential trend.

Source: E. Pop et al., "Heat Generation and Transport in Nanometer-Scale Transistors". Proceedings of the IEEE, August 2006.

Rogesh S. Chauhan

# Self Heating & Technology Scaling




Figure: Increase in  $\Delta T$  with technology scaling





Figure: Performance degradation of a three stage ring oscillator due to self heating effect versus technology scaling


# Self Heating: Effect of Structure/Technology

## Evolution of MOSFET Architecture


Bulk MOSFET



SOI MOSFET



FinFET




- Technology scaling achieved by
  - New materials (SOI, High-K dielectric, Strained Silicon etc.)
  - Highly confined geometry
- New materials and greater confinement increased self heating effect

# Confinement & Thermal Conductivity

- Bulk Si – 50% of the heat conduction is carried by phonons with a mean-free-path greater than about  $1 \mu\text{m}$ .
- For film thickness is smaller than  $\sim 200\text{nm}$ , 50% of the heat is carried by phonons with mean-free-paths longer than the film thickness.



| Material                  | Thermal conductivity (W/m-K) |
|---------------------------|------------------------------|
| Si(Bulk)                  | 149                          |
| Ge                        | 60.2                         |
| SiO <sub>2</sub>          | 1.4                          |
| HfO <sub>2</sub> (>500nm) | 1.2                          |
| HfO <sub>2</sub> (3nm)    | 0.27-0.49                    |



Source: Ch. Jeong, S. Datta, M. Lundstrom “Thermal conductivity of bulk and thin-film silicon: A Landauer approach” JOURNAL OF APPLIED PHYSICS 111, 093708 (2012)

# Impact of Self Heating


Note decrease in current with VDS





# Self Heating Measurement

- **Gate Current measurement**
  - Requires dedicated structures
  - Measures gate temperature



Ref.: S. Khandelwal et al., "Scalable Thermal Resistance Model for single and multi-finger Silicon-on-Insulator MOSFETs", IEEE ICMTS, April 2011

- **Pulsed measurement technique**
  - DC structures can be used
  - Requires dedicated setup
  - Works upto limited frequencies.





Figure: Output characteristics of n-channel DMOSFET. Comparison b/w steady state DC measurement and different pulse width measurement. Inset the measurement setup.

Ref.: C. Anghel et al., "Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs", IEEE EDL 2004

# Self Heating Measurement

- **Small signal conductance technique**

- DC structures can be used
- Widely used technique
- What if there is no clear self heating free region?



**Fig. 2** Measured drain conductance against frequency for 20 μm wide, 3 μm partially depleted SIMOX MOSFET with source connected body-tie [8]  
 $V_{DS} = 2\text{ V}$ ,  $I_{DS} = 745\text{ μA}$

Ref.: W. Redman-White et al., “Direct Extraction of MOSFET Dynamic Thermal Characteristics from Standard Transistor Structures using Small Signal Measurements”, Electronics Letters, June 1993.

Ref.: Wei Jint et al., "Self-Heating Characterization for SOI MOSFET Based on AC Output Conductance", IEDM 1999

- **S- parameter measurement technique**

- Versatile technique
- Requires dedicated RF structures and measurements

Ref. 1: M. A. Karim et al., "Extraction of Isothermal Condition and Thermal Network in UTBB SOI MOSFETs", IEEE EDL 2012





Ref. 1: A.J. Scholten et al., "Experimental assessment of self-heating in SOI FinFETs", IEDM 2009

Ref. 2: N. Rinaldi et al., “Small-Signal Operation of Semiconductor Devices including Self-heating, with Application to Thermal Characterization and Instability Analysis”, IEEE TED 2001

# S-parameter measurement


- S-parameters measured using vector network analyzer (VNA) (e.g. Agilent E5071C ENA with frequency range of 100 kHz–8.5 GHz)
- De-embedding
  - Use de-embedding to remove parasitics
  - Probe/wire parasitics are de-embedded using calibration substrate
  - Pads to device parasitics are de-embedded using OPEN-SHORT de-embedding

# Self Heating: Open-Short De-embedding




(a)

Device



(b)

Open



(c)

Short

De-embed from Open:

$$Y_{\text{DUT/Open}} = Y_{\text{Total}} - Y_{\text{Open}}$$

$$Y_{\text{Short/Open}} = Y_{\text{Short}} - Y_{\text{Open}}$$

Convert to Z:

$$Z_{\text{DUT/Open}} = Z(Y_{\text{DUT/Open}})$$

$$Z_{\text{Short/Open}} = Z(Y_{\text{Short/Open}})$$

De-embed from Short:

$$Z_{\text{DUT}} = Z_{\text{DUT/Open}} - Z_{\text{Short/Open}}$$



Convert to S:

$$S_{\text{DUT}} = S(Z_{\text{DUT}})$$

# Issues in thermal network extraction

- No self heating free region in gds due to parasitics in short channel devices
- Electrical contribution in  $C_{DD}$  cannot explain 2-3 order decrease

Ref.: A.J. Scholten et al., "Experimental assessment of self-heating in SOI FinFETs", IEDM 2009



# Issues in thermal network extraction

- Impact of choosing arbitrary isothermal frequency




Figure: Extraction of DC thermal resistance (RTH0) using different arbitrary isothermal frequencies.

# Our Approach: Thermal Network Extraction

- Thermal contribution in  $\text{Im}(Y_{DD})$  dominates over electrical (substrate and/or gate resistance network) at low-frequency
- $\text{Im}(Y_{DD})$  at  $V_{GS}=1.4\text{V} \propto \text{Im}(Y_{DD})$  at  $V_{GS}=1.2\text{V}$ 
  - Proportionality constant depends on the ratio of currents
- Around isothermal frequency, electrical contribution start dominating over thermal contribution to  $\text{Im}(Y_{DD})$ , and proportionality relationship becomes invalid
- Frequency at which splitting happens is the isothermal frequency




Figure: Measured  $\text{Im}(Y_{DD})$  of UTBSOI MOSFET

# Our Approach: Thermal Network Extraction

- Simultaneous fitting of  $\text{Re}(Y_{DD})$  and  $\text{Im}(Y_{DD})$  as both are sensitive to change in temperature.

$$Z_{th} = \frac{Y_{DD} - Y_{DD}^{iso}}{\frac{dI_{DS}}{dT_{abm}} (I_{DS} + V_{DS} \cdot Y_{DD})}$$

$$\text{Im}(Y_{DD}) = \frac{\text{Im}(Z_{th}) \left[ \text{Re}(Dn)^2 + \text{Im}(Dn)^2 \right]}{\text{Re}(Dn)} + \frac{\left[ \text{Re}(Y_{DD}) - (Y_{DD}^{iso}) \right] \text{Im}(Dn)}{\text{Re}(Dn)}$$

Where,

$$Dn = \frac{dI_{DS}}{dT_{amb}} (I_{DS} + V_{DS} \cdot Y_{DD})$$



# Self Heating: Thermal network

Thermal impedance of  $n^{\text{th}}$  order thermal N/W

$$Z_{\text{th}} = \sum_{i=1}^n \frac{R_{\text{th}i}}{1 + j(2\pi f) R_{\text{th}i} C_{\text{th}i}} \quad \text{or} \quad Z_{\text{th}} = \sum_{i=1}^n \frac{R_{\text{th}i}}{1 + (2\pi f)^2 (R_{\text{th}i} C_{\text{th}i})^2} - j(2\pi f) \sum_{i=1}^n \frac{R_{\text{th}i}^2 C_{\text{th}i}}{1 + (2\pi f)^2 (R_{\text{th}i} C_{\text{th}i})^2}$$

Equivalent Thermal resistance  $R_{\text{th}}$

$$\text{Re}(Z_{\text{th}}) = \sum_{i=1}^n \frac{R_{\text{th}i}}{1 + (2\pi f)^2 (R_{\text{th}i} C_{\text{th}i})^2}$$

Equivalent Thermal capacitance  $C_{\text{th}}$

$$\frac{\text{Im}(Z_{\text{th}})}{(2\pi f)} = \sum_{i=1}^n \frac{R_{\text{th}i}^2 C_{\text{th}i}}{1 + (2\pi f)^2 (R_{\text{th}i} C_{\text{th}i})^2}$$




Figure: nth order thermal network

DC Thermal resistance  $R_{\text{TH0}}$

$$R_{\text{TH0}} = R_{\text{th}} \Big|_{f=0} = \sum_{i=1}^n R_{\text{th}i}$$

# Order of thermal network




Figure: nth order thermal network

Accuracy increase with order of network but computational efficiency of the model goes down




Figure: Fitting of  $\text{Im}(Y_{DD})$  using various-order thermal networks independently. Results are shown for the self-heating dominated segment of the spectrum

# Results

- Third order network extracted by simultaneous fitting of  $\text{Re}(Y_{DD})$  and  $\text{Im}(Y_{DD})$




Figure: Measured and extracted  $\text{Re}(Y_{DD})$  and  $\text{Im}(Y_{DD})$  on 30nm and 100nm length UTBSOI devices.  $V_{GS}=V_{DS}=1.2V$ .




Figure: DC temperature rise for 30nm and 100nm length devices due to self heating effect.

# Self Heating – Should we care?

- Digital circuits operate in 1-2 GHz range
  - No effect of self heating 😊
- RF circuits operate in 5-100 GHz range
  - No effect of self heating 😊
- Analog circuits operate in KHz-MHz range
  - Self heating is dominant up to ~30-40 MHz
  - Analog designers should be careful 😞

# Conclusion

- A **better approach for thermal network extraction** was presented
- Temperature may rise by more than **100°C** due to self heating effect in SOI devices
  - $I_{dsat}$  decreases around 4-5%
- Digital and RF circuits doesn't get affected by SHE
  - **Analog circuits** do have performance degradation
- Ref.
  - M. A. Karim, Y. S. Chauhan, S. Venugopalan, A. B. Sachid, D. D. Lu, B. Y. Nguyen, O. Faynot, A. M. Niknejad, and C. Hu, "Extraction of Isothermal Condition and Thermal Network in UTBB SOI MOSFETs", **IEEE Electron Device Letters**, Vol33, No.9, Sept. 2012.

# Other News

- Released **BSIM6.0.0-beta8** in Aug. 2012 with improved global scaling
  - Received Excellent feedback on the model
- Released CMC standard **BSIM-CMG 106.1.0** in Sept. 2012
- Released BSIM4.7.1-beta for testing
- Released BSIMSOI4.5-beta for testing

# Acknowledgment

- Chandan Yadav (IIT Kanpur)
- Sourabh Khandelwal (NTNU, Norway)
- Bich-Yen (SOITEC, USA)
- Olivier Faynot (LETI, Grenoble)
- Darsen Lu (IBM, Fishkill)
- Maryam (Sahar) Tabesh (UCB)
- Cristian Marcu (UCB)
- Amin Arbabian (UCB)